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Continuing advances in CMOS technology have resulted in hardware designs of 
ever increasing complexity. Systems can have billions of transistors that incorporate into 
a single die such mixed-signal systems as analog/RF/digital circuitry. In addition, the use 
of scaled CMOS technologies enables these to operate in multi-GHz frequencies. Such 
systems pose unprecedented challenges both in production testing and manufacturing 
yield. The need to reduce the costs of production tests and to improve parametric yields 
becomes even more crucial as processes move to geometries of less than 100 nanometers 
and process variations continually increase. In fact, the cost to test modern mixed-signal 
systems-on-chip (SoC) can be as high as 30 percent of their manufacturing cost, and 
yields for ICs with geometries below 100 nanometers may not exceed 50 or 60 percent. 
This thesis proposes a multifaceted production test and post-silicon yield 
enhancement framework for RF systems. The three main components of the proposed 
framework are the design, production test, and post-test phase of the overall integrated 
circuit (IC) development cycle. First, a circuit-sizing method is presented for 
incorporating test considerations into algorithms for automatic circuit synthesis/device 
resizing. The sizing problem is solved by using a cost metric that can be incorporated at 
minimal computational cost into existing optimization tools for manufacturing yield 
enhancement. Along with the circuit-sizing method introduced in the design phase, a low-
cost test and diagnosis method is presented for multi-parametric faults in wireless 
systems. This test and diagnosis method allows accurate prediction of the end-to-end 
specifications as well as for the specifications of all the embedded modules. The 
 xvi 
procedure is based on application of optimized test stimulus and the use of a simple 
diode-based envelope detector to extract the transient test response envelope at RF signal 
nodes. This eliminates the need to make RF measurements using expensive standard 
testers. To further improve the parametric yield of RF circuits, a performance drift-aware 
adaptation scheme is proposed that automatically compensates for the loss of circuit 
performance in the presence of process variations. This work includes a diagnosis 
algorithm to identify faulty circuits within the system and a compensation process that 
adjusts tunable components to reduce the effects of performance variations. As a result, 
all the mentioned components contribute to producing a low-cost production test and to 




Wireless communications for both mobile and in-office (point-to-point 
communication) applications are undergoing a revolution because of the proliferation of 
different communication standards that span diverse communication bandwidths. In 
conjunction with these applications, advances in semiconductor process technology and 
in circuit design tools have increased the degree of circuitry integration and enabled most 
of the functionality to be placed on a single chip.  These solutions thus permit a 
significant reduction in system-level manufacturing costs with less power consumption. 
One of the significant challenges faced by the semiconductor manufacturer is the 
production test cost because of ever-increasing complexity of tests [1]-[3]. As shown in 
Figure 1, the test cost issue was predicted in the ‘97 SIA roadmap in which test capital 
per transistor was expected to exceed the silicon capital cost.  
Although analog and RF circuitry is much smaller than digital circuitry in most 
modern systems-on-chip (SoCs), analog and RF circuits require the use of complicated 
test procedures, lengthening test times and increasing the cost of automatic test 
equipment (ATE). As a result, the test cost of modern mixed-signal SoCs can be as high 
as 30% of their manufacturing cost [1], [4]  and is impacted significantly by the cost of 
testing the various embedded analog and RF circuit components. 
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Figure 1. Silicon and test capital per transistor. 
Along with the production test cost issue, technology scaling has been 
accompanied by increased device performance and power sensitivity to process variations 
[5]. Figure 2 clearly shows the current trends of 3σ process variations for three 
representative parameters in which process variations have be increased as the feature 
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The result has been significantly lower yields of ICs. In addition, manufacturing 
yield can be degraded by an amount inversely proportional to the die area [6]. Unless 
some mechanism is invented to make CMOS devices robust to process variations, there is 
fear that CMOS technology scaling may grind to a halt.  
1.1 Production Test of Analog and RF Circuits 
The faults of analog and RF circuits are usually divided into two classes [7]-[9]. 
Parametric faults, which result from global fluctuations inherent in the manufacturing 
process, are usually modeled by small deviations in the circuit parameters. The second 
class, catastrophic faults, which occur because of local effects such as spot defects, are 
usually modeled by a topological change of the circuits. As devices grow more complex 
at the same time as their dimensions shrink, the performance of circuits is increasingly 
sensitive to deviations inherent in fabrication. Catastrophic faults are likely to result in 
abrupt degradation, whereas parametric faults typically lead to smooth variations of the 
measurements obtained from the device-under-test (DUT). Consequently, although 
parametric faults are becoming more and more important, their detection poses a much 
more difficult problem than the detection of catastrophic faults [9], [10].  
A production test for parametric faults as well as for catastrophic faults in analog 
and RF circuits is typically specification oriented [10]-[13], which involves measuring all 
specifications of the DUT and then comparing them against the corresponding acceptance 
limits that determine pass or fail of DUTs. 
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The prohibitive cost of production testing of analog and RF circuitry results 
mainly for the following reasons: 
• Each specification test requires a different test configuration and stimulus, 
resulting in long overall per-chip test time on expensive ATE. For example, the 
tests for the third-order input intercept and the noise figure require significantly 
different tests setups. 
• Increased circuit complexity on a single die prevents testing access to internal 
nodes. The alternative of routing the internal nodes to external pins significantly 
increases the overall manufacturing cost. Furthermore, it is inapplicable to RF 
circuitry because it produces loading effects that in turn induce significant circuit 
performance drifts.   
• Complicated specification measurements call for expensive ATE, which costs a 
few million dollars. In turn, the cost of a single second on a $3M RF tester comes 
to around a dime if the tester runs constantly and without interruption [14].  
• Elaborate measurement setups and complicated load boards, such as high-
performance sockets with precision pressure and electromagnetic isolation, result 
in increased test time [15], [16]. Moreover, these test setups call for complicated 
calibration processes so that calibration performance is maintained during the 
production test.  
• Multi-site capability needs to be enhanced to increase test throughput on 
expensive ATE. However, because of the increased operating frequency of DUTs 
and the complicated device interface board (DIB) and tester load board placed 
between the DUT and the ATE, the number of test sites in a RF ATE cannot 
exceed eight.  
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These technical test issues of analog/RF circuits combine with increased 
manufacturing cost to elevate test-related expenditures to an ever larger percentage of the 
overall cost of chip production in the face of intense competition that prohibits price 
increases. The result is a squeeze on manufacturers’ profits. 
1.2 Prior Work in Production Test 
Traditionally, to minimize test time incurred during specification testing, the 
statistics and joint probability density functions (PDFs) of various specifications have 
been used to test for only a subset of test specifications without compromising fault 
coverage. These test methods rely on two major principles: 
• Use of test set compaction [10], [17], [18], which attempts to identify redundant 
tests and remove them from the test set with minimal impact on overall fault 
coverage 
• Use of test scheduling or test ordering [10], [19]-[21] in which the average test 
time for a device across all the tests is minimized. In this approach, the failure-
prone specifications are tested early in the device test plan and the test sequence is 
ordered in such a way as to minimize overall test cost.  
Although these approaches have contributed to test cost reduction, they are 
mainly oriented toward single chip tests in which controllability and observability are 
fully provided. For complicated SoC tests having limited controllability and observability, 
alternatives to these approaches are essential to cut the ever-increasing cost of testing. In 
addition, the test cost reduction methods outlined above must be tailored to each device 
design and to the associated process statistics. The design procedure itself is typically 
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independent of the test procedure, with the latter being treated as a back-end process that 
is performed after design is completed. In recent years however, this thinking is 
beginning to change so that tests are considered early in the design cycle as a way to 
minimize time-to-market and to effectively manage test development costs for high-
performance devices. 
As IC designs become more complex, the problem of testing them becomes 
complex, too. This is compounded by the fact that observability and controllability only 
scale inversely compared with the functionality of ICs. The issue has been addressed by 
numerous design-for-test (DFT) and built-in self-test (BIST) techniques. In DFT 
approaches, test circuitry is deployed inside the device and ensures that the internal nodes 
are routed to dedicated test pins, or its signal is converted favorably to testing. For 
example, a scan design for digital circuitry has proliferated in industry. Furthermore, the 
BIST methodology provides a facility for on-chip testing. The main purpose of BIST is to 
reduce the complexity of testing and thereby decrease the cost and simultaneously lessen 
the need for reliance on expensive external test equipment. BIST reduces test costs in two 
ways: (1) reduced test-cycle duration, and (2) a simpler test/probe setup through reducing 
the number of I/O signals that must be driven/examined under test control. Both lead to a 
reduction in hourly charges for ATE service.  Although DFT and BIST techniques for 
digital circuitry, such as logic and memory chips, have proliferated, their application to 
analog and RF circuits has lagged badly [22]. 
On the other hand, an alternate test methodology has been proposed in [23] as a 
low-cost test alternative to typical specification testing. Since the original introduction of 
the alternate test methodology, many researchers have successfully explored 
implementation and expanded application to analog, mixed-signal, and RF circuits [24]-
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[29]. In contrast to specification-based testing, the alternate test methodology, without 
recourse to explicit measurements, employs just one test configuration and a single test 
stimulus to predict all the specifications of interest.   
Process variations inherent in the manufacturing process affect the circuit 
specification as well as the measurement space, such as transient responses obtained from 
a test stimulus. Figure 3 illustrates the effect of the variation of one such parameter in P 
on the specification S and the corresponding variation of a particular measurement data in 
M. For any point p in the parameter space P, a mapping function onto the specification 
space S, f:PS can be computed. Similarly, for the same point p in P, another nonlinear 
mapping function onto the measurement space in M, f:PM can be computed. Therefore, 
for a region of acceptance in the circuit specification space S, there exists in the 
parameter space P a corresponding allowable region of variation of the parameters. This 
in turn defines a region of acceptance of the measurement data in the space M. A circuit 
can be declared faulty if the measurement data lies outside the acceptance region in M. 
Alternatively, by using nonlinear regression mapping tools, the mapping function f:MS 
could be constructed for the circuit specification S from all measurements in the 




Figure 3. Relationship among process parameter, measurement, and specification 
spaces [28].  
The overall procedure of the alternate test methodology is depicted in Figure 4. A 
specially crafted test stimulus is applied to the DUT in such a way that the resulting test 
response is strongly correlated with the specification values of interest. Hence, the 
statistical relation from the test response to the specifications of interest can be 
accomplished by nonlinear regression mapping [30] and the specification prediction can 




Figure 4. Alternate test methodology. 
In this approach, a piecewise linear signal or multi-tone sinusoidal waveform as a 
test stimulus, in general, is used and can be optimized via special alternate test generation 
algorithms [23], [24], [27]. As a result, the alternate test methodology simplifies test 
setups and reduces the number of measurements and amount of switching between tests 
and accurately predicts specification values. 
 In this work, the alternate test methodology is extended to RF circuit testing and 
incorporated into the BIST technique, and thereby accelerates production testing on low-
cost testers ( or via reuse of embedded hardware resources) and simplifies the complexity 
of test setups needed for specification measurements. 
1.3 Post-Silicon Yield Enhancement 
The capability to take into account the natural random variability of the 
fabrication process is of strategic importance because yield relates directly to profitability. 
In the IC design phase, circuit designers construct a circuit topology for a set of 
predefined performance metrics and then search for a set of nominal parameters so that 
the circuit will meet its design performance specifications, such as those for speed and 
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power dissipation, under all operating conditions. Because of the random fluctuation in 
the fabrication process and random variations in the circuit operating conditions, one 
should select the parameters in such a way that the designed circuit has sufficient margins 
to meet the acceptability criteria. Statistical design approaches are usually employed to 
select the nominal parameters for enhancing manufacturability and thus maximizing 
manufacturing yields.  
In the design phase, what designers want in designing an analog and RF circuit is  
(1) to find a way to compute how much variability is associated with any given choice of 
nominal design and (2) to find an efficient way to adjust the nominal design choices in 
the direction of reducing variability to acceptable levels. Monte Carlo analysis is 
generally used to handle the former goal. However, Monte Carlo analysis is 
computationally intensive and is quite unsuitable for achieving the second goal of 
reduced variability. This brought about the development of an efficient way to estimate 
variability at the system level [31], [32]. On the other hand, starting from nominal design, 
a local optimization process tries to push performance away from the specification 
boundaries so as to make the circuit more robust against technology parameter variations. 
This process is called design centering as post-design yield optimization [33]-[35]. 
Approaches toward analog synthesis or circuit sizing for manufacturability have been 
presented that combine nominal circuit optimization and variation analysis for enhanced 
manufacturing yield [36]-[38].  
Classical electronic design described above, however, relies on analytical 
equations and numerical tables for choosing parameter values. With computer-aided 
design and appropriate software tools, optimal design can be more readily obtained. 
However, because of limitations on the exact realization of the analytical and simulation 
 11 
output and on statistics regarding process variations, there should be a gap between real 
manufacturing and simulation results. Moreover, performance variations are anticipated 
to be increased significantly because of technology scaling in very deep-submicron 
regimes. To ensure efficient circuit manufacturability, self-calibration to compensate for 
performance variability needs to be done after fabrication.  
In the past, such calibration has been difficult because of the inability to use on-
chip mechanisms to measure the deviations of a RF circuit’s performance metrics from 
what was expected. While it is possible to use complex external testers to test whether a 
circuit meets all its design specifications, the constraints of a production test cost budget 
prohibit on-chip measurement of all the design specifications of an RF circuit. Current 
RF BIST techniques are restricted to measuring only one or perhaps a few RF design 
specifications and are not yet accepted in the industry [22]. Further, self-calibration 
procedures require the capability to perform circuit diagnosis from the test results.  
While there has been work in the past on diagnosis of performance loss in RF systems, 
prior research has focused on diagnosis and compensation for very specific performance 
loss mechanisms (such as gain loss, I-Q mismatch, DC offset errors [39]-[42]) using 
different testing methods for each specification. As a consequence, specific targeted 
compensation for a diagnosed non-ideal circuit parameter is performed with little 
emphasis on addressing the mitigation of the combined effects of many circuit 
nonidealities that are more likely to occur in practice and are harder to resolve with 
compensation mechanisms that address only a single circuit level parameter deviation. 
This drawback comes from lack of test and diagnosis methods for multi-performance 
deviations of RF circuits. Therefore, a single tuning mechanism is carefully designed to 
adjust only a single performance parameter with no or little impact on other performance 
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parameters. In addition, to simultaneously compensate for multi-performance variability, 
controllability of circuit performances needs to be enhanced using multiple tuning 
mechanisms. However, it leads to a higher complexity of optimization problems in 
searching for optimum trim of tuning mechanisms. Inevitably, this process involves 
iterative test and diagnosis of a circuit under the stringent constraints of manufacturing 
costs. 
1.4 Research Contributions 
The objective of the research in this dissertation is to develop a framework for 
low-cost production testing and post-silicon parametric yield enhancement. Each 
component of the framework is employed in the design, production test and post-test 
phase on the IC development cycle.  
First, a circuit sizing method is proposed that aims to reduce device test time 
without adversely affecting its performance. The goal of this research is to present a 
methodology for incorporating test considerations into automatic analog circuit 
synthesis/device resizing algorithms. This is novel because existing analog and RF circuit 
design optimization tools for circuit synthesis and device sizing primarily focus on 
performance-driven circuit design [43]-[50]. Little research has been reported in the area 
of incorporating test considerations into automatic analog circuit synthesis and device 
sizing. The contributions of this component are  
• A test cost reduction method called dynamic test elimination is introduced. 
Through analysis of the test redundancy among various specifications, one or 
more specification tests can be eliminated from the test suite.  
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• A cost metric for design optimization is formulated. It is shown that this test cost 
metric shows high correlation with the test complexity (test time) of a set of 
devices of the same type (test pilot) with different device sizes, all of which meet 
specified performance metrics. Hence, such a test cost can be easily incorporated 
into a circuit synthesis/sizing procedure that accommodates power, area and yield 
optimization as well. When employed in conjunction with yield enhancement 
methods, the cost metric can be extracted from the yield statistics and thereby no 
additional circuit simulations or evaluations are required. 
To reduce production test costs, it is necessary to measure all the RF test 
specifications using a low-cost external test system. In this work, a low-cost test and 
diagnosis scheme for integrated RF systems is proposed. Though circuit designers have 
devoted to develop true RF detectors to measure power and RMS of RF internal signals, 
simple and small sensors are designed into the RF load board or the RF circuit itself to 
facilitate manufacturing test and diagnosis. The objectives of the work are as follows: 
• To be able to test (i.e. generate pass/fail information) and diagnose an RF system 
under simultaneous multi-parameter perturbations (simultaneous performance 
variations in multiple modules) with accuracy similar to the results achievable for 
parametric failures with standard RF test instrumentation.  
• To provide a low-cost test solution that will be performed using test response 
sensors on the load board or inside the die with only baseband processing support 
from an on-chip DSP. The resulting diagnostic data can be used for process 
debugging and rapid yield ramp-up. Even though a low-speed digitizer is used to 
process the test response signals, the predicted specifications are at speed test 
specification values.  
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• To study how test and diagnosis accuracy is increased by incorporating sensors at 
the outputs of the RF modules of a wireless system in addition to those sensors 
already available at its observable outputs. The goal is to study the additional test 
and diagnosis accuracy obtained in exchange for the extra effort expended in 
incorporating such sensors into the design of an RF front-end system. Note that 
we desire accurate diagnosis of each RF module even when its test input signal 
has changed because of parametric variations in other modules that feed its inputs 
(multi-parameter, multi-module parametric perturbations). 
A self-calibration technique is proposed to develop global RF specification-aware 
compensation methodology that can trade off performance specifications against one 
another in a preferred way while performing simultaneous multi-parameter compensation. 
The key contributions of the proposed self-calibration approaches are as follows: 
• The hardware cost of performing diagnosis and compensation should be very low 
relative to existing methods that can only perform limited parameter tuning. 
Further, the diagnosis and compensation techniques must be capable of 
functioning without any external RF tester support. 
• The proposed fine-grained diagnosis and self-compensation technique will allow 
fine-grain tuning to be possible using completely on-chip hardware and software 
resources with a single shot. This will have the effect of reducing the overall cost 
to run a self-calibration procedure.  
• Using the proposed techniques, it will be possible to maintain high manufacturing 
yield and robust long-life operation at high levels of reliability for scaled CMOS 
RF front-end designs. 
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Figure 5. Highlighted contributions. 
1.5 Overview of Contents 
This dissertation is organized as follows. Chapter 2 presents a test cost metric and 
its application to circuit sizing. Chapter 3 shows the effectiveness of response surface 
modeling-based circuit sizing compared with a typical simulation-based method. In 
Chapter 4, a low-cost parametric test and diagnosis is described, and the validation of the 
method is provided with a case study of a 1.57GHz RF transceiver prototype. Chapter 5 
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introduces software-in-the-loop self-calibration for multi-performance variability, and 
implementation of a 1.9GHz LNA using TSMC 0.25um CMOS technology is also 




CIRCUIT SIZING TECHNIQUE INCORPORATING TEST COST 
METRICS 
In this chapter, a circuit sizing methodology is discussed that incorporates test 
considerations into automatic analog circuit synthesis/device resizing algorithms. 
Currently, existing analog design optimization tools addressing the circuit synthesis and 
the device resizing problems primarily focus on performance-driven circuit design, i.e., 
automatic design methods to meet given target specifications, along with power/area 
minimization or yield maximization [43]-[50]. On the other hand, various production test 
techniques described in the previous chapter have been explored to reduce test cost, 
independent of circuit performance and yield. However, little research has been reported 
for design optimization for test cost reduction [43]. In principle, if a circuit can be 
designed to have lower test cost upfront without compromising (1) circuit performance, 
(2) yield, and (3) test coverage, the final manufactured circuit can be sold at a lower price 
per unit. 
The rest of this chapter is organized as follows. Section 2 describes circuit sizing 
and optimization preliminaries. Section 3 presents the dynamic test elimination method 
and the proposed cost metric for evaluating test time is described in Section 4. In Section 
5, circuit sizing for simultaneous test time reduction and yield enhancement is presented. 
Case studies for a two-stage CMOS op-amp and folded cascaded op-amp are presented 
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next. Simulation results showing the effectiveness of the proposed cost metric and circuit 
sizing data is presented in Section 6.  
2.1 Preliminaries 
In this section, first circuit sizing basics are presented. Then the core premise of 
the proposed approach is discussed. 
2.1.1 Circuit Sizing and Test Cost Optimization 
For a given circuit topology, circuit sizing is an optimization process that results 
in a design parameter set X
opt
 under which the circuit satisfies all the target specifications 
while maximizing manufacturing yield, minimizing power consumption and die area. In 
general, the design parameter set X includes transistor geometry dimensions, passive 
component values, and bias currents/voltages for transistor-level circuit sizing problems 
[43]. The concept of circuit sizing is depicted in Figure 6, where (a) shows the input 
space with two design variables and (b) shows the output space with the upper and lower 








} in the 
subspace X
a
 of X in Figure 6 (a) map onto the rectangular space P
a
 of Figure 6 (b). 
Within the subspace X
a
, an optimum set of design parameters can be selected with 







Figure 6. Circuit sizing: (a) design variables and (b) circuit performance metrics. 
Without loss of generality, this process can be converted into a single 
optimization problem and be stated as 
find D∈*x  such that  D∈Ψ≤Ψ xxfxf )),(())(( * , 
where nℜ⊂D denotes the space of design variables,  f(·) is a set of objective functions 
derived from performance specifications. The latter are computed from transistor-level 
SPICE simulation runs or closed form equations (if available). Typically, multiple 
objective functions f(·) can be converted into a single objective function in )(⋅Ψ , such that 
the minimum or maximum value of the function corresponds to the optimum design for 




 can be 
determined as shown in Figure 7. Each contour line in Figure 7 (a) (input variable/device 
sizing space) maps onto a contour line in Figure 7 (b) (performance and test cost space). 
The objective is to move across the contour lines of Figure 7 (a) via repeated cost metric 
evaluation such that the performance/test optimal point Test
opt





Figure 7. Contour plots of (a) typical circuit sizing and (b) test time. 
2.1.2 Core Premise of Proposed Approach 
From the literature on design centering for yield optimization [45], [47], [49], [50], 
it is clear that yield can be controlled through proper device resizing. As mentioned 





 that are affected by a common set of device sizing parameters. If 
the common parameters dominate the statistics of the two circuit specifications then in all 
likelihood, these will be highly correlated as well. For example, open loop gain Av and 
common mode rejection ratio (CMRR) of a two-stage CMOS op-amp [6] are defined in 
terms of transconductance 
m
g and output resistance 
0
g of transistors , and given by 
Equations (1) and (2), below,  
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g denotes a particular transistor. Clearly the statistics of Av 
and CMRR will exhibit some degree of statistical correlation due to the presence of the 
common term )/( 4022 om ggg + in Equation (1) and (2). The core premise of the proposed 
approach is based on the observation that the statistical correlation between two or more 
specifications (such as Av and CMRR above), under specified manufacturing process 
variations can be further modulated (increased) by device sizing. This, coupled with the 
fact that increased specification correlation can be exploited to reduce test time and test 
cost forms the core of our proposed synthesis-for-test approach. In the proposed device 
resizing methodology, test cost is directly impacted by device sizing. 
2.2  Dynamic Test Elimination for Specification Testing 
Dynamic test elimination exploits correlations between measured test 
specifications to reduce time. Measurements of a set of specifications (estimator 
specifications) are used to predict pass/fail values of other specifications (estimated 
specifications) with high confidence. If the values of the estimator specifications lie 
within predetermined ranges, then the estimated specifications can be predicted to be 
within a predetermined range as well. Hence, pass/fail analysis for the estimated 
specifications can be performed without explicitly measuring their values. If the values of 
the estimator specifications lie outside the predetermined ranges, then the values of the 
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estimated specifications need to be determined by explicit tests, which measure the 
respective specification values.  
Dynamic test elimination relies on predictive subset testing [17], which has been 
used as a static test set compaction method for digital circuits. Predictive subset testing is 
based on the analysis of correlations among different specifications of the DUT. Suppose 
two test specifications of the DUT are highly correlated. Then one of the two 
specifications can be estimated from the other, assuming the other is measured accurately. 
Ideally, if two specifications are perfectly correlated, i.e., their linear correlation 
coefficient is 1 or -1, one can drop one of the two specifications from the test 
measurement procedure. However, in general, perfect correlation is implausible in real-
life analog circuits. The resulting random error inherent in correlation driven estimation 
causes test loss called overkill [17]. Therefore, predictive subset testing is only applicable 
to circuits with strongly correlated specifications 
To resolve the overkill, a test redundancy interval is determined for the estimator 
specification. If the estimator specification value is within this test redundancy interval, 
an explicit measurement of the estimated test specification need not be performed for 
pass/fail decision making.  However, if the estimator specification value is outside the 
test redundancy interval, explicit measurements of the estimated test specification values 
must be made to generate a pass/fail decision for the DUT.  
2.2.1 Test Redundancy Analysis 
Test redundancy analysis is necessary for determining the test redundancy interval 
for the estimator specification. A large number of different instances of the DUT are 
logged during characterization testing or generated by varying the circuit process 
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parameters for given parameter statistics in simulation. For each instance, all the 
specifications of the DUT are measured and all possible pairs of specifications are 
selected for test redundancy analysis. For any selected specification pair, a polynomial 
regression model is generated to fit the scattered specification-pair data points (over 
different DUT instances) using least square error minimization. Such curves are shown in 
Figure 8 for the pair of specifications of an op-amp consisting of phase margin (vertical 
axis) and unity-gain bandwidth (horizontal axis) specifications.  
 
 
Figure 8. A pair of specification with polynomial fitting and its confidence bound. 
Assuming that the errors for polynomial regression fitting are normally distributed 
with variance σ2, a test redundancy confidence (TRC) value for the estimated 
specification value p̂  based on the definition of confidence interval is defined. The true 
value of the estimated specification lies within the interval [ σnp −ˆ , σnp +ˆ ] with a 
certain probability, where p̂  denotes the estimated specification value, σ denotes the 
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standard deviation of the estimation error, and ±nσ denotes the TRC interval. For 
example, for n=3.3 the probability that the estimated specification lies within 
[ σnp −ˆ , σnp +ˆ ] is 99.9%.   
In the proposed approach, the test redundancy interval is defined as the region of 
the estimator specification corresponding to which one can make pass/fail decisions for 
the estimated specification. The test redundancy interval is determined by the degree of 
correlation between two specifications, distribution (i.e., mean and variance) of each 
specification and the test acceptance limit for each specification (two limits for two-sided 
specifications). In the example shown in Figure 8, the test redundancy computation 
procedure is shown for the phase margin and the unity-gain bandwidth frequency 
specifications of a two stage CMOS operational amplifier. Figure 8 shows the 
distribution of the specifications, a cubic fitting curve and its lower confidence bound 
corresponding to 99.9% TRC. Consider that the op-amp data sheet requires that a "good" 
circuit must have its phase margin equal to or above 40˚. Then, one can say from Figure 9  
that the DUT will pass the phase margin (estimated specification) test if its unity-gain 
bandwidth (estimator specification) is measured to be below 300MHz. The test 
redundancy interval for the phase margin test can be equal to [- ∞ , 300MHz] over the 
unity-gain bandwidth specification, shown as the shaded area in Figure 9. 
In contrast, a pair of uncorrelated specifications is shown in Figure 10, where the 
TRI is relatively wide. Hence, the unity-gain bandwidth specification always needs to be 
measured to determine pass/failure of the DUT. As can be inferred from two cases 
described above, TRI is mainly affected by the amount of correlation existing between 
two specifications, distribution shape of each specification, and the test specification 




Figure 9. Test redundancy on the domain of estimator specification for the case 
shown in Figure 8. 
 
Figure 10. Uncorrelated pair of specifications. 
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2.2.2 Dynamic Test Elimination 
The test redundancy interval helps in identifying the tests that are suitable for test 
elimination given that the measurement data for the estimator specifications are available 
from the applied test procedure. However, the actual test cost savings are not determined 
by the test redundancy interval alone. The test time for individual specification tests also 
affects the overall test time. Suppose a test set has n tests requiring test times of w
i
, 
i=1,···,n, per test, then the average test time, t
avg

























 is the probability that the DUT passes the j-th test regardless of the previous test 
results. The first test in the test sequence needs to be performed. After that, each 
following tests are performed if the DUT pass all the previous tests. Otherwise, the DUT 
determined as a faulty instance can be dropped during the test sequence.  For example, 
the average test time to perform the j-th test is 121 −jj YYYw L  where the term 121 −jYYY L  
implies the probability that the j-th test is performed. Combining the definition in 
Equation (3) with the test redundancy interval presented in this work, t
avg



























where the proposed method introduces a probability factor T
i 
for test time reduction. The 
term T
i
 in Equation (4) represents the likelihood of performing real “measurements” for 
the i-th specification and can be described as  
)|( 11 −∩∩= iii GGNPT L  (5) 
where the term G
k
 denotes the instances that passes the k-th test in the test sequence and 
N
k
 is the instances for which the k-th test is not eliminated from the test set through test 
redundancy analysis based on the earlier specification measurements. Similarly, 1-T
i
 
implies the probability that the i-th test is eliminated from the test set through test 
redundancy analysis based on the all the previous (1 … (i-1)
th
) specification 







) approaches 0. Also, if the i-th specification is uncorrelated with the 1st 






) approaches 1 and Equation (4) equals Equation (3). If 
TRI among specifications exists and then its value is below 1, the overall test time can be 
reduced by the factor of the probability T
i
 compared to the typical test scheduling in 
Equation (3).  
2.3 Test Cost Metric 
Any design sizing methods require one or more cost metrics related to target 
performances such as circuit specification performances, power/area, yield, etc., in terms 
of which the optimization algorithm attempts to search for an optimum. A typical 
structure of circuit sizing is mainly composed of optimization and cost evaluation 
procedure for the current instance. Depending on the type of the evaluator employed, 
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circuit sizing method can be divided into the simulation-based approach and equation-
based approach. From the optimization perspective, global optimizer such as simulated 
annealing, genetic algorithm, etc. is in widespread as an optimizer to get a global 
optimum solution [43]. 
In the case of circuit sizing for test time reduction, the device sizing procedure is 
supposed to calculate and minimize average test time (t
avg
) in Equation (4) in conjunction 
with typical cost metrics mentioned above. A possible circuit sizing for test time 
reduction as well as typical performance metrics can de depicted in Figure 11. As inputs, 
the target specification limits P, design variables X and their constraints, and a circuit 
topology can be included. To calculate the average test time for the current candidate, 
joint PDFs among the specifications of interest, first, need to be extracted via Monte-
Carlo simulation, followed by dynamic test set compaction and test scheduling. This 
process is iterated until the current candidate meet all the specifications or the cost 
function defined converges to the minimum or maximum. The complexity of computing 
the average test time, for a set of n specification tests, is O(n!), because n! possible 







) needs to be calculated. Furthermore, these computations are performed 
for each and every iteration in the device sizing algorithm, making calculation of t
avg
 




Figure 11. Exhaustive circuit sizing approach for test cost reduction. 
To avoid the enormous computational cost expected in the approach shown in 
Figure 11, a heuristic cost metric is formulated to reduce computational cost of evaluating 
the average test time for the current candidate. 
2.3.1 Generalized Test Redundancy 
While a distribution for each specification is unknown without performing Monte-
Carlo simulation, a variety of specification distributions can be well approximated by 
multivariate normal distribution. With this assumption, the linear non-homogeneous 




 are jointly 
Gaussian [51]. Then, the estimate 2P̂  for the specification P2 can be approximated by a 
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linear function of the observation P
1 





, and mean η
1
 of each specification, respectively. It can be given by 
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2 2 1 1 1 2
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= = − +  (6) 
where E(·) denotes expectation [51]. Its mean-square-error (MSE) is 
2 2 2 2
1,2 2 2 2 12
ˆ[( ) ] (1 )E P Pε σ ρ= − = −  (7) 
Then, test redundancy interval of the specification P
2
 over the specification P
1
 can 




 be the given 
lower and upper specification limit of the specification P
2
. The test for the specification 
P
2
 can be eliminated if the measurement of the specification P
1













 in the 
value of the estimator 2P̂ .  
 
 
Figure 12. Contours of joint Gaussian PDF for two specifications. 
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The probability to be a redundant test of the specification P
2 
over the observation 
P
1
 can be generalized as 





F f p dp= ∫
 
(8) 
As a result, a test redundancy matrix F associated with all the specifications is 





























where the element F
ij
 of F is the probability that the value of the i-th specification of a 
DUT instance is within the test redundancy interval corresponding to the j-th 
specification.  Hence, F
ij
 represents the probability that pass or failure of the j-th 
specification can be determined from the knowledge of the i-th specification. On the 
other hand, the diagonal element F
ii
 of F is equal to zero.  
2.3.2 Formulation of Test Cost Metric 
The procedure to estimate the test time expressed in Equation (4) accommodates  
test scheduling as well as iterative calculations of the test redundancy matrix F. Though 
heuristic test scheduling methods [10], [19], [20], have been proposed and are applicable, 
the computational load can be significant as the number of test specifications increases. 
With the test redundancy matrix F and the test time for each specification w
i
, a 




















 ]. The test time w
i
 acts as a weighting factor in computing TC. 
w’s are estimated from the test-time profile for similar DUTs, and they remain constant 
during design optimization. Circuit sizing is driven such that TC is maximized and 
thereby larger test redundancy among the specifications exists with more weights on the 
specifications requiring longer test time. The simulation overhead for calculating TC is 
decided by the computation complexity of the covariance matrix among the 
specifications, described in Equation (7). In particular, for the problem of design 
centering or circuit sizing and synthesis for yield optimization [49], [50], statistical 
information regarding the specifications is already available as a part of the yield analysis. 
Therefore, computation of the covariance matrix and consequently computation of the TC 
introduces no additional simulation overhead for the current circuit candidate. It is 
obvious that the proposed cost metric can be directly imported into design centering or 
circuit sizing tools with no impact on circuit level simulation complexity. 
2.4 Implementation of Test Cost-driven Circuit Sizing 
In this section, a circuit sizing tool is presented, which automatically searches for 
the optimum design parameters with respect to test time as well as manufacturing yield of 
circuits. The overall conceptual diagram is depicted in Figure 13 that employs linear 
modeling to explore yield analysis, followed by evaluation of test cost metrics.  
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Note that there will be no limitation in applying the proposed test cost metric to 
other applications. For example, the cost metric can be applied to post-design 





Figure 13. Circuit sizing procedure. 
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2.4.1 Statistical Analysis 
Manufacturing yield of a circuit is the probability that the performance of a DUT, 
deviated from the nominal due to the process perturbation, meets the target performance 
metrics. The index C
pk
 present in [52] is used as a part of cost function in the optimization 
process, which is stated for one specification in terms of standard deviation σ, 




, and nominal specification value 
_














 is directly related to the yield of each specification assuming that the 
specification is normally distributed. For example, C
pk
=0.00 implies 50% yield and 
C
pk
=1.00 corresponds to 99.865% yield.  
The required parameters for calculating C
pk
 are the standard deviation values of 
each specification. To extract the standard deviations, Monte Carlo simulation, in general, 
needs to be performed. However, considering its enormous computational cost, it is 
almost infeasible to use Monte Carlo simulation on circuit sizing tools. As an alternative 
to Monte-Carlo simulation, linear and quadratic statistical models in [53], are utilized to 
keep the computational cost low. Let X be a p-dimensional process and design 
parameters with mean E[X] and covariance matrix D[X]. The input-output relationship in 
the linear model can be expressed as Y=CX where C is a constant matrix and Y denotes 
the performance specifications of interest. Specification distribution then can be 
characterized through E[Y] = CE[X] and D[Y]=CD[X]C’ for the linear model. Detail 
descriptions including quadratic statistical models can be found in [49], [53]. 
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It is noted that yield optimization process requires the standard deviations of each 
specification. Also, the correlation coefficients as well as standard deviations are the 
required parameters for the proposed test cost metric in Equation (6) and (8), which can 
be calculated without additional computational cost using E[Y] and covariance matrix 
D[Y] (i.e., correlation coefficient ρ
ij
 = /ij ii jjD D D ).  Though the procedure in Figure 13 
employs linear models to extract statistical information, there will be no limitation on use 
of any methods. It should be stressed that the test cost metric reuses information obtained 
in yield analysis. Therefore, test time and yield-driven circuit sizing can be performed 
with the computational cost just for yield optimization. 
2.4.2 Circuit Sizing Steps 
In general, manual circuit design first concentrates on nominal design, and then 
subsequent optimization of circuits for statistical fluctuations is followed. This process is 
to alleviate the high computational cost for yield analysis and also comes from no explicit 
manual design approaches without statistical analysis. However, circuit synthesis and 
sizing tools that imitate this process can often produce a bad starting point for gradient-
based post yield optimization, so the yield improvement is prone to fail [47]. This stems 
from the fact that sizing tools typically drive a circuit design at an edge of performance 
space. It is also expected in test cost-driven circuit sizing problems.  
To alleviate this problem, and to overcome redundant and computationally 
expensive statistical analysis for yield and test cost analysis, circuit sizing is divided into 
two phases; specification-driven sizing and test time/yield-driven sizing.  If the current 
candidate circuit does not meet the target specifications of interest, this state, regarded as 
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specification-driven sizing, only concentrates on the nominal design without statistical 
analysis. Otherwise, the state corresponds to test cost/yield driven sizing. In this phase, 
statistical analysis is performed to extract indices for theses two factors. Thus, the cost 
function for circuit sizing can be defined as 
1 2


















 are used as weighting factors. Here, the maximum of cost function 
corresponds to the optimum solution for the given circuit topology and design parameter 
constraints with respect to the test cost and yield.  
2.5 Experimental Results 
In this section, goodness of fit of the proposed test cost metric and its application 
to circuit sizing is described through two case studies, for which a two-stage CMOS op-








Figure 14. Two-stage CMOS op-amp. 
 
Figure 15. Folded-cascode op-amp. 
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During circuit sizing of these two circuits, a set of test specifications of interest 
were considered and are as follows:  
• gain at DC (Av(0)),  
• gain bandwidth (GB),  
• phase-margin (PM),  
• positive and negative slew-rate (SR+ and SR-),  
• offset,  
• equivalent input noise (EIN),  
• positive and negative output voltage swing (OVS+ and OVS-),  
• positive and negative power-supply rejection ratio (PSRR+ and PSRR-),  
• common-mode rejection ratio (CMRR),  
• quiescent power consumption (Pdiss).  
To imitate process variations in reality, Monte-Carlos simulation was performed 
for the pre-defined statistics of the process variations. Due to the lack of statistical 
information of process parameter perturbations, perturbation parameters were assumed to 
be independent and normally distributed with zero mean and 5% standard deviation. The 
parameters perturbed are as followed: 
• zero-bias threshold voltage of p-channel transistors 
• zero-bias threshold voltage of n-channel transistors 
• channel doping concentration  
• low field mobility of p-channel transistors 
• low field mobility of n-channel transistors 
• drain and source diffusion sheet resistance of p-channel transistors 
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• drain and source diffusion sheet resistance of n-channel transistors 
• length offset fitting parameter 
• width offset fitting parameter 
• resistors  
• capacitors  
• bias currents 
2.5.1 Goodness of Fit of Test Cost Metric 
To evaluate goodness of fit of the proposed test cost metric, the following 
experiments were performed for two different circuits with respect to various circuit 
performance statistics and test times for each specification:  
1) a set of different op-amps for each type was designed to get various statistics 
including performance specifications and correlation degrees among 
specifications, 
2) manufacturing yield values for the set of op amps were arbitrary adjusted 
above 1.5σ, corresponding to 93.32% manufacturing yield, representing the 
typical yield range for a high-yield manufacturing process,  
3) 100 different sets of test time values, w’s, were generated, which were 
uniformly distributed, and normalized such that the sum of the test time for 
each set is unity,   
4) each test time set was applied to the set of different op-amps to obtain the 
correlation degree between average test times and  proposed test cost metric 
values. The average test time was extracted using the method (i.e., brute-force 
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search) shown in Figure 11, accompanying with Monte-Carlo simulations, test 
set compaction, and test scheduling. 
The figure of merit is degree of correlation between averaged test times and test 
cost metric values. So higher the degree of correlation, higher the fitness of the proposed 
cost metric. Two examples for each type of op-amps are given in Figure 17 where each 
point in the plot corresponds to one op-amp instance at a particular set of test times. As 
can be seen, the test cost metric is inversely proportional to the normalized test time, and 
two case studies show correlation coefficient of -0.897 and -0.976, respectively.  Figure 
19 shows the histogram of the correlation degree of each op-amp with 100 different test 
time sets. The mean correlation values are -0.891 and -0.845, and the correlation values 
have standard deviation of 0.0459 and 0.0732, respectively. Based on the high correlation 
values obtained from the above experiments and the associated standard deviation 
degrees, it can be inferred that the proposed test cost metric is an effective measure for 
driving a circuit design for test time reduction for any arbitrary test time set. It can 
conclude that through exploiting the proposed test cost metric, one can determine in the 
design phase which circuit is better than the others from test cost point of view with less 
computational cost. In addition, the test redundancy can be estimated in the circuit design 




























Figure 16. Test cost metric versus average test time of the two-stage op-amps. 
 
 












































Figure 18. Histogram of correlation coefficients between average time and test cost 
metric for the two-stage op-amps. 















 Figure 19. Histogram of correlation coefficients between average test time and test 
cost metric for the folded-cascode op-amps.  
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2.5.2 Circuit Sizing Application 
To show the performance of circuit sizing in terms of test cost reduction and 
manufacturing yield, two op-amps shown in Figure 14 and Figure 15 were applied. The 
design parameters included bias currents, resistors, capacitors, and all the transistor 
widths while the transistor lengths were set to the minimum. The circuit sizing was 
processed in AMI CMOS 0.6µm technology and the simulations were done via Cadence 
SPECTRE with OCEAN scripts.  
To compare the performances of the circuit sizing with respect to the average test 
time and yield, two cases were considered: 1) yield-driven circuit sizing, and 2) test cost 
and yield-driven sizing. The test cost and yield-driven circuit sizing was based on the 
method described in Section 2.4. For the yield-driven sizing, all the procedure was the 
same as that of the test cost/ yield-driven sizing except that the test cost metric was not 
evaluated and the optimization process was driven only by the estimated yield. The test 
times for all the specifications are assumed as listed in Table 1 for each op-amp. For 
example, the specification test for Av(0) requires 7 units, offset specification 2 units and 
so on. 
Table 1 lists the test times and specification constraints as input parameters of 
circuit sizing and its results with all the specification values, yield, and average test time 
for two cases. All the specification values satisfy the target specification limits for both 
cases, where the final values including yield are similar to each other. However, as can be 
seen in Table 1, the final average test time for test cost and yield-driven sizing case 
shows better results (i.e., 14.48 units) with 45% reduction of test time and 0.57% of yield 
loss compared to the yield-driven circuit sizing. Table 2 lists the final values of the design 
parameters and design variable constraints employed in circuit sizing. 
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Table 3 and Table 4 show the circuit sizing constraints and corresponding results 
for the folded-cascode op-amp. All the specification values are similar to each other after 
circuit sizing. Similar to the results of the two-stage op-map shown in Table 1, the 
folded-cascode op-amp, incorporating test cost metric into circuit sizing, shows 36% test 
time reduction and 0.1% loss of yield compared to yield-driven circuit sizing case. 
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TC & yield-driven 
sizing 
Av(0) 7 >67dB 69.4 69.8 
GB 12 >18MHz 38.9 21.2 
PM 14 >70° 74.9° 87.7° 
Offset 2 <+/-4mV -0.183 -0.313 
SR+ 11 >10V/µs 14.86 10.99 
SR- 11 <-10V/µs -15.79 -11.91 
EIN 9 <14nV/ Hz  11.21 12.50 
OVS+ 2 >2.15V 2.26 2.23 
OVS- 2 <-2.35V -2.4 -2.4 
PSRR+ 8 >70dB 103.1 95.4 
PSRR- 8 >70dB 76.1 76.4 
CMRR 8 >70dB 74.4 74.4 
Pdiss - <5mW 3.37 3.78 
Yield - -% 96.71 96.14 
Avg. test time - - 26.41 14.48 
Table 2. Design variables after circuit sizing for the two-stage op-amp. 
Design variable Constraints Yield-driven sizing TC & yield-driven sizing 
W1(=W2) [1, 150] µm 125.1 µm 101.6 µm 
W3(=W4) [1, 150] µm 12.3 µm 12.9 µm 
W5 [1, 150] µm 16.6 µm 12.3 µm 
W6 [1, 150] µm 93.9 µm 79.7 µm 
W7 [1, 150] µm 110.5 µm 143.4 µm 
W8 [1, 150] µm 70.2 µm 92.3 µm 
RC [200, 5K] Ω 1 KΩ 1 KΩ 
CC [200, 5K] Ω 2.05 pF 3.04 pF 
Ibias [10, 500] µA 241 µA 356µA 
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TC & yield-driven 
sizing 
Av(0) 7 >60dB 64.9 64.7 
GB 12 >20MHz 52.7 49.5 
PM 14 >60° 67° 65° 
Offset 2 <2mV -0.848 -0.915 
SR+ 11 >6V/µs 16.05 15.17 
SR- 11 <-6V/µs -16.51 -15.66 
EIN 9 10nV/ Hz  5.22 5.19 
OVS+ 2 >1.9V 2.08 2.02 
OVS- 2 <-1.9V -2.06 -2.16 
PSRR+ 8 >60dB 79.7 79.8 
PSRR- 8 >60dB 68.7 68.61 
CMRR 8 >66dB 87.9 85.9 
Pdiss - <5mW 2.00 1.96 
Yield - -% 93.56 92.58 
Avg. test time - - 5.21 3.31 
Table 4. Design variables after circuit sizing for the folded-cascode op-amp. 
Design variable Constraints Yield-driven sizing TC & yield-driven sizing 
W1(=W2) [1, 150] µm 91.3 µm 75.5 µm 
W3 [1, 150] µm 39.2 µm 37.9 µm 
W4 [1, 150] µm 10.0 µm 8.5 µm 
W5 [1, 150] µm 22.0 µm 20.7 µm 
W6(=W7=W8) [1, 150] µm 89.3 µm 55.2 µm 
W9(=W10=W11) [1, 150] µm 140.4 µm 121.4 µm 
W12(=W13=W14=W15) [1, 150] µm 39.7 µm 144.8 µm 
R0 [200, 5K] Ω 1.69 KΩ 1.58 KΩ 
R1 [200, 5K] Ω 4.91 KΩ 4.39 KΩ 
Ibias [10, 100] µA 36.1µA 30.3µA 
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CHAPTER 3 
ADAPTIVE RESPONSE SURFACE MODELING-BASED METHOD 
FOR CIRCUIT SIZING 
In this chapter, a modeling-based circuit sizing method is presented that is capable 
of significantly reducing the computational cost of a circuit sizing process via adaptive 
response surface modeling. In the area of circuit synthesis and sizing, distinct research 
directions, based on evaluation techniques of a circuit, can be found in the literature [43] 
such as an equation-based approach and simulation-based method. The key advantages of 
the simulation-based approach are 1) to be applied to any circuit since simulation tools 
such as SPICE can be used, and 2) trustworthy to circuit designers with full accuracy of 
SPICE simulation. However, it incurs intensive computations due to iterative simulations 
in circuit sizing. For that reason, research in this area has focused on the reduction of 
simulation cost, which is based on traditional ideas such as task parallelization and 
knowledge-based algorithms.  
Alternatively, response surface modeling-based methodology becomes a viable 
solution in applications such as circuit sizing and synthesis, which involve expensive 
evaluation of cost functions. Previously, modeling-based approaches have been proposed 
for the design of magnetic devices [55] and RF circuits [56]. The method for the design 
of magnetic devices is based on simulated annealing coupled with a number of expensive 
function evaluations, which increase exponentially with the number of input parameters. 
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Therefore, the method in [55] is only applicable to design problems having a smaller 
number of input parameters. The approach for RF circuits in [56] is based on the use of 
genetic algorithms with embedded SPICE simulations and the use of design knowledge 
that causes lack of generality.  
3.1 Conceptual Structure 
The basic idea of the proposed method is to use an accurate cost model to 
evaluate cost values within a limited region of the design space. Assuming that a 
modeling process occupies a fraction of the circuit sizing process in terms of the 
computational cost, the modeling-based method has a computational advantage by 
partially eliminating the use of expensive SPICE simulations. However, generating the 
cost model itself requires a number of SPICE runs. This can be more expensive than 
running multiple SPICE simulations to evaluate the cost function in circuit sizing 
problems. As a result, the modeling-based method is only favorable when (1) the number 
of samples to generate the cost model is much smaller than the number of function 
evaluations during the circuit sizing process, and (2) the quality of the final solution 
obtained is not affected by the use of the cost model.  
The basic structure of the proposed algorithm that satisfies these conditions is 
shown in Figure 20. The proposed algorithm is based on the selective evaluation of the 
cost model, coupled with numerical SPICE simulations and the adaptive update of the 
cost model for accuracy. An effective sampling scheme utilizes two criteria. The first one 
provides sufficient samples for enhancing model accuracy, whereas the other prevents 




Figure 20. Modeling-based circuit sizing. 
3.2 Adaptive Cost Function Modeling  
To generate a model, the input and output space needs to be efficiently sampled 
for reducing the number of sampling without compromising model accuracy. 
Conventionally, there are several well-known methods for design space sampling, such as 
the fractional factorial design [58], Latin hypercube [59], and Taguchi methods [60]. 
These methods provide a sampling mechanism of the design space to map the input space 
onto the corresponding output space with a smaller number of samples. Note that there is 
a trade-off between accuracy and complexity of a model. Therefore, highly accurate and 
fully covered models require large sample sets. Furthermore, increased model complexity, 
coupled with large sample sets, incurs a computationally intensive modeling process. 
Our goal is to perform as few SPICE runs as possible to obtain a cost model with 
the objective of using the model to drive a circuit design toward an optimal solution. For 
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this, it is not necessary to have an accurate cost model over the entire input and output 
domains. In this work, to increase model accuracy and also reduce modeling time, a local 
model that is valid only for the current candidate is made at every step. The proposed 
algorithm shown in Figure 21 uses the simulated annealing algorithm as an optimizer and 
the additional components, shown with stress in Figure 21. 
 
 
Figure 21. Adaptive sampling procedure. 
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Three components of adaptive modeling, and sampling criteria I and II, are added 
to the simulated annealing algorithm. At each step, interpolation using a local sample set 
around the current candidate can be done using a nonlinear mapping function. The key 
benefit of the local model is to use a smaller number of samples corresponding to the 
limited region. Considering that the smaller valid region of the model reduces the 
complexity of modeling compared to a global model, the local model has higher accuracy 
within the limited region. Furthermore, the required modeling time is also reduced. To 
sample the design space adaptively and achieve enough accuracy to converge to the 
optimum solution, two sampling criteria are employed in the proposed method.  
3.2.1 Sampling Criterion I 
The first criterion determines that a predicted cost value using the local cost 
model is acceptable. This process makes use of the statistical acceptance laws of 
simulated annealing, a statistical algorithm for a global optimization problem. Each step 
of the simulated annealing algorithm accepts the current candidate by a probability that 
depends on the difference between the corresponding function values, and a global 
parameter T called temperature. The temperature T is gradually decreased during the 
process. The dependency is such that the current candidate is accepted randomly when T 
is larger, but is increasingly downhill as T goes to zero. The allowance for uphill moves 
saves the algorithm from becoming stuck at local minima.  
Before running SPICE simulations to get a cost value for the current candidate, 
the local cost model is evaluated to predict the cost value. If the predicted cost value is 
accepted from the acceptance law of the simulated annealing algorithm, the next 
sampling criterion is evaluated to consider whether SPICE simulation needs to be done. 
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Otherwise, the result obtained from the local cost model is accepted, and SPICE 
simulations can be avoided. At initial steps in the sizing process, T is high enough to 
gather global data over the entire space. As the process iterates and T is reduced, the 
sizing process focuses on a local space to converge an optimum solution. Hence, more 
sampling of the design space is done around the optimum solution. By contrast, sampling 
criterion I conducts sparse sampling of the other space. Finally, the local model can be 
accurate around the optimum solution with decent accuracy for the other design space. 
Note that this is only valid for an optimization problem where its response surface is 
smooth without deep valleys in the surface. After enough sampling, the cost model 
reaches a state in which it needs no additional samples for accuracy. To avoid over-
sampling at the state, sampling criterion II is used. 
3.2.2 Sampling Criterion II 
The relations between the cost function Ψ  and the model Ψ̂ for the design 
parameters x can be stated as 
ˆ( ) ( )x x εΨ = Ψ +  (13) 
where ε  denotes the error between Ψ  and Ψ̂ . Assuming that ε  has a normal distribution 
with mean εµ  and standard deviation εσ , the range of Ψ  can be estimated from Ψ̂  as  
ˆ ˆ( ) ( ) ( )x n x x nε ε ε εµ σ µ σΨ + − < Ψ < Ψ + +  (14) 
where n determines the confidence interval of Ψ . For example, the probability that 
Equation (14) is valid is 68% for n=1. Based on the current best cost value Ψ
best
 and the 
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statistics of the last M consecutive error values, the condition that needs SPICE 
simulation for the current candidate is defined as 
ˆ ( )best x nε εµ σΨ > Ψ + −  (15) 
The condition in Equation (15) implies that the current candidate can be a best 
candidate with a certain probability based on the last M consecutive predicted cost value, 
where the variable n determines the probability. If the current candidate has at least the 
specified probability to be a best candidate, SPICE simulation is performed. Otherwise, 
the result from the cost model is accepted. In the case that 
ε
σ  is large at the initial state, 
cost evaluations are mainly determined by sampling criterion I. However, as the process 
iterates and sufficient samples are logged from SPICE simulations, sampling criterion II 
plays a major role in selecting a proper evaluator. Finally, when the cost model is 
accurate within the limited region of the design space, most of the function evaluations 
are done via the use of the cost model. Therefore, expensive SPICE simulations can often 
be avoided.  
3.3 Numerical Results 
The proposed method is tested on the Dixon-Szegö test functions [61]. The 
characteristics of each function are listed in Table 5. These test functions are not really 
expensive to evaluate but they share some important features with real cost functions. 
Hence, the relative performance of optimization algorithms on these test functions is 
expected to mimic performance on expensive functions with similar shapes. 
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Table 5. Characteristics of test functions. 
Problem Dim. No. of local minima No. of global minima Domain 
Branin 2 3 3 [-5,10]× [0,15] 
Hartman3 3 4 1 [0,1]3 
Hartman6 6 4 1 [0,1]6 
GP 2 4 1 [-2,2]2 
 
Table 6 shows the results of the proposed method with that of typical simulated 
annealing and differential evolution (DE). In the numerical evaluations, all optimization 
parameters such as initial temperature, cooling schedule, etc. are identical for the 
proposed method and simulated annealing. The results for DE in Table 6 are reported in 
[61].  
Table 6. Average number of function evaluation. 
Function Proposed method SA DE 
BR 66 471 1190 
H3 133 219 476 
H6 173 465 7220 
GP 220 444 1018 
 
The simulated annealing algorithm is based on Cauchy annealing. The sample 
size for the initial cost model is set to 20× N and 3σ is used for sampling criteria II, where 
N is the input dimension of a function. The algorithms are stopped when the relative error 
/opt optf f f−  becomes smaller than 1%, where f is the current cost value and f
opt
 is the 
global optimum value.  
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Assuming that function evaluation is expensive, the number of function 
evaluations implies overall time required to converge to an optimum solution. As can be 
seen in Table 6, the proposed method is two to seven times faster than simulated 
annealing. For example, the proposed method requires 66 function evaluations and is 
seven times faster than the result of simulated annealing for the test function BR. Also, 
the proposed method has much better performance in terms of convergence speed than 
does DE for all the test functions. Numerical experiments using the stopping criterion 
reported in [3] is also conducted to consider the case that the optimum cost value f
opt
 is 
unknown. Circuit sizing problems typically correspond to this case. Table 7 shows the 
number of function evaluations and the relative error of the proposed method and 
simulated annealing. The speedup in terms of function evaluation count is roughly 
between 4 and 45. Along with the speedup, final solutions are very accurate comparable 
to the results obtained with simulated annealing.  
Table 7. Comparison with SA.  
Proposed method SA 
Function 
No. Error No. Error 
BR 337 5.09۟·10-6 6560 2.54۟·10-6 
H3 842 1.06۟·10-5 4057 7.20۟·10-5 
H6 926 0.0017 4189 0.0014 
GP 383 1.1۟·10-5 18133 0.9۟·10-5 
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3.4 Practical Case Studies 
As a practical case, two case studies are performed to evaluate the proposed 
method using a two-stage CMOS op-amp and fully differential class AB op-amp. The 
schematics of the circuits are depicted in Figure 22 and Figure 23. The objective of 
circuit sizing is to find an optimum set of design parameters to meet all the target 
specifications and minimize power consumption. For the case studies, the design 
parameter set includes transistor geometric dimensions, passive component values, and 
bias currents with all the transistor lengths set to the minimum. The circuit sizing process 
is done using Cadence SPECTRE simulator with BSIM3V3 transistor models. All the 
design parameter values after circuit sizing are shown in the figure as well. 
 
 
Figure 22.  Two-stage CMOS op-amp with sizing results (width[µm]/length[µm]). 
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Figure 23.  Fully-differential class AB op-amp with sizing results 
(width[µm]/length[µm]). 
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Table 8 shows the circuit sizing results for the given target specifications. The 
number of SPICE simulations for the two-stage CMOS op-amp is 1783, while the total 
iteration number is 7781. Assuming that the total number of iteration obtained from the 
proposed method is equal to that of the SPICE simulation-based circuit sizing, 77 % of 
SPICE simulations are avoided. Similarly, the case of the class AB op-amp shows 71% 
elimination of SPICE simulations.  
Table 8. Circuit sizing results for two case studies. 
Two-stage op-amp Class AB op-amp 
 










































LOW-COST PARAMETRIC TEST AND DIAGNOSIS OF RF 
SYSTEMS USING RESPONSE ENVELOPE DETECTION 
 To reduce production test costs, it is necessary to be able to measure all the test 
specifications using a low cost external test system since the test cost for RF circuitry is 
dominated by expensive automatic test equipment (ATE). In this work, we propose a low 
cost test and diagnosis scheme for integrated RF systems in which small sensors are 
designed-into the ATE load board or the device itself to facilitate manufacturing test and 
diagnosis. When the sensors are designed-into the ATE load board, very accurate 
performance testing and diagnosis of RF systems is possible with minimal impact on the 
performance of the device.  In addition, using measurements made on the observable 
system outputs, it is possible to predict the performances of the embedded modules (LNA, 
mixer, PA) fairly accurately. When the sensors are designed into the RF circuit itself, 
more accurate test and diagnosis is possible for the embedded RF modules in addition to 
the capabilities already available for the RF systems. In both situations, it is possible to 
perform test and diagnosis of the RF front end with little or no support from an external 
tester via the software running on the transceiver baseband processor. 
In the following, the objectives and approach of this work are presented. Next, 
prior work on test and diagnosis of RF circuits and systems is discussed. A theory for test 
and diagnosis of RF systems using RF sensors is then developed. This is followed by a 
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discussion of the use of sensors on the load board and sensors designed into the RF 
circuit under test. The pros and cons of both techniques from a design, test and 
calibration perspective are discussed. Finally, experimental results are used to show the 
practical viability, potential and usefulness of the proposed test and diagnosis 
methodology.  
4.1 Production Tests for RF ICs 
Although testing and failure diagnosis of analog circuits has been a major field of 
research and is well established [64]-[67], most of the prior research has focused on 
analog/mixed-signal systems as opposed to RF test and diagnosis. The core problem with 
RF test is that, high frequency (multi-GHz) signals need to be applied to the DUT and 
observed for test and diagnosis purposes, thereby requiring the use of a high-speed 
external tester and test access to embedded RF modules. Due to increasing circuit speeds 
and high levels of device integration, this has become increasingly difficult and 
expensive to perform in a high-volume manufacturing environment. In addition, where 
on-chip test access is possible, the electrical losses involved in transport high frequency 
signals from the chip to the external tester have made accurate test measurement a very 
hard problem to solve. 
RF test equipment such as spectrum analyzers makes use of highly accurate 
mixers, frequency synthesizers, filters and power detectors for accurate RF measurements. 
While it is difficult to replicate such accurate measurement circuitry on a load board, 
several load board test structures have been proposed to down-convert RF signals to DC 
values for  measuring RF circuit specifications such as gain, NF, IIP3, ACPR, and phase 
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noise [15]. The approach in [27] employs mixers for up- and down-conversion of the test 
stimulus and its response, respectively, hence eliminating the need for RF signal handling 
at the external tester, and providing a mechanism for extracting multiple RF test 
specifications using alternate test methodology. The work of [15], [27], however, only 
considers testing of discrete RF circuits. In addition, since the load board test circuitry 
(i.e., mixer, frequency synthesizer, etc) is too complex to be deployed inside a DUT, the 
work is not appropriate for performing embedded circuit testing.  
Authors in [70] have looked at failure diagnosis of RF circuits for catastrophic 
faults. The approach, however, lacks a general method to determine fault models and 
does need RF test equipment to perform such tests. The diagnosis method proposed in 
[71] attempts to isolate and classify parametric and catastrophic failures in embedded RF 
circuits. The authors use a series of specification measurements via standard RF circuit 
test techniques to enable failure diagnosis. Even though a high probability of correct 
parametric and catastrophic RF fault identification via behavioral simulations in 
MATLAB is demonstrated, the method does not resolve the problem of test and diagnosis 
of parametric failures under simultaneous multi-parameter perturbations. Moreover, to 
perform a set of complicated RF specification tests for diagnosis, multiple test 
configurations and expensive ATE are necessary, resulting in long test times and high 
cost for failure diagnosis. Loop-back based transceiver diagnosis methods have also been 
proposed in [72], [73]. Pseudo-random bit sequences were used as test stimulus and the 
test data was used to extract the specifications of the transmitter and receiver. However, 
the problem of determining the test specifications of the RF system components from the 
observed response of the transmitter and receiver was not explored.  
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In this context, the use of embedded sensors that are designed-into the RF DUT 
for test purposes is a viable method for accessing internal RF nodes. Several built-in test 
(BIT) schemes have been proposed in the past that rely on the use of embedded peak, 
RMS, and power detectors for testing discrete LNA modules and RF transceivers [74]-
[78]. The main limitations of these methods are that they either require the use of 
dedicated tests geared towards a few targeted RF test specifications and specific RF 
devices, or do not deliver the test measurement accuracy necessary for detection of 
parametric failures. Moreover, all the BIT methods in utilize the DC output of the 
detectors. To overcome the limited amount of information from a single DC value 
extracted by a detector, they deploy multiple detectors at an internal node and/or apply 
multiple test stimuli, thus incurring area/power/performance design penalty due to the 
complex designs of the sensors. 
4.2 Basics: Envelope Detection Based Response Sensors   
In this section, we describe how information can be extracted from the envelope 
of a test response and its implementation. For this purpose, we consider three types of test 
stimuli employed in RF tests and analyze the response of an ideal envelope detector to 
each of those.  
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4.2.1 Functionality of Envelope Detector 
4.2.1.1 Envelope of a multi-tone sinusoid 
The envelope of a multi-tone sinusoid can be defined in a closed form [79]. 
Supposed that the output waveform y(t) of a DUT is in the form  
( ) cos( )
n n n
n
y t c w t ϕ= +∑  (16) 
and y(t) is then derived with respect to a frequency w
q
 called the “midband frequency” 
( ) cos( ) sin( )c q s qy t I w t I w t= − , 
where 
cos[( ) ]c n n q n
n
I c w w t ϕ= − +∑  
sin[( ) ]s n n q n
n
I c w w t ϕ= − +∑  
(17) 
Then, the envelope g(t) for y(t) can be formulated by Rice’s formulation as  
2/122 ][)( sc IItg +=  (18) 
For a memoryless nonlinear system, the input-output relationship can be 
approximated with a polynomial [80]. For simplicity, our analysis is limited up to the 3
rd
 
order term with the assumption that the higher terms can be negligible. Then, a system 




1 2 3( ) ( ) ( ) ( )y t a x t a x t a x t≈ + +  (19) 
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In Equation (19), for example, a
1
 is directly related to the gain of the system and 
input third order intercept point (IIP3) as a measure of DUT nonlinearity can be 









=  (20) 
4.2.1.2 Test response envelope analysis 
Based on the envelope analysis and DUT definition described above, one can 
extract the envelope of a signal. First, consider the response of the DUT for a single-tone 
sinusoidal waveform, which is employed in standard tests to extract the specification gain 
and P
1dB
 and also utilized in the BIT schemes of [75]-[77]. If ( ) cos( )cx t A w t= , the 




( ) ( )
4
g t a A a A a A= + ≈  (21) 
where the frequency term at the RF input tone and its harmonic terms are assumed to be 
filtered out since RF detectors output  a DC value or a signal at much lower frequencies 





considering the limited input dynamic range and degree of nonlinearity for RF circuits. 




 in Equation (21) can be negligible and the equation can be 
approximated in terms of the coefficient a
1
 of the system and the input signal amplitude A. 
If a test sensor is deployed at the output of a DUT, one can extract only the coefficient a
1 
of the system. Hence, as addressed in [77], these approaches can detect only the 
specification gain and P
1dB




Consider the case of a two-tone sinusoidal test stimulus and is  
( ) cos[( / 2) ] cos[( / 2) ]
c b c b
x t A w w t A w w t= − + +  (22) 
which is a typical test stimulus to measure the specification IIP3 and gain of the system. 
Then, the DUT outputs  
1 1
2 2
( ) cos[( / 2) ] cos[( / 2) ]
       cos[( 3 / 2) ] cos[( 3 / 2) ]
c b c b
c b c b
y t b w w t b w w t
b w w t b w w t
= − + +
+ − + +
 (23) 
where a constant b
k
 is defined in terms of the system coefficient a
k
 and the input signal 
amplitude A. In Equation (23), the coefficient b
1
 is directly related to the DUT gain when 
the amplitude of x(t) is adjusted in such a way that inter-modulation products are 
negligible. The coefficient b
2 
is the amplitude of the third-order inter-modulation (IM) 




need to be measured to extract the 
specification gain and IIP3. The envelope of the test response in Equation (23) is written 
as   
1 2
1 3
( ) 2 cos( ) 2 cos( )
2 2
b b
g t b w t b w t= +  (24) 
Assuming that the frequency ω
c
 is the center frequency of the DUT and ω
b
 is at a 
much lower frequency (e.g., ω
c
 at 2.4GHz and ω
b





, which can be measured at the much lower frequencies, thereby 
being able to replace RF signal measurements with that of the envelope.  





( ) cos[ ]
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       cos[( 2 ) ] cos[( 2 ) ]
c
c b c b
c b c b
y t b w t
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=
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 is a carrier frequency and ω
b
 corresponds to the modulated base-band signal 
frequency in AM scheme. Note that we consider only the main frequency tones and the 
other small amplitude tones are neglected for simplicity. The output of the envelope 
detector is  
|)2cos(2)cos(2|)( 210 twbtwbbtg bb ++=  (26) 
As can be seen in Equation (26), the envelope of the at-speed test response is 
placed at much lower frequencies compared to the frequency ω
c
. 
In summary, Figure 24 depicts the envelope spectrum for the three test stimuli 
analyzed above. It can be observed from the figure that the extracted envelope has the 




). In addition, 
the down-conversion functionality of the envelope detector can be observed in Figure 24 
(c). Even though the amplitude at each frequency tone in Figure 24 (b) is not directly 





 of the input signal. Consequently, one can say that the envelope of a 
particular signal provides down-converted characteristics of the input signal. However, 
note that it is not valid for any arbitrary input signals. For example, frequency-shift 
keying (FSK) signals have no time-varying envelope. Any characteristics of the signal 










Figure 24. Envelope for each test response of (a) single-tone sinusoid, (b) two-tone 
sinusoid, and (c) AM signal. 
 
4.2.2 Hardware Scheme 
The envelope detector is a well known circuit for AM demodulation, composed of 
a diode, a resistor, and a capacitor. Through proper adjustment of the output RC constant 




Figure 25. Simplified schematic of the envelope detector. 
It is essential to make the deployed BIT circuitry less sensitive to process 
variations, thereby reduce impact on the quality of the test performed. The envelope 
detector performance is mainly determined by the RC time constant of the circuit shown 
in Figure 25, which is designed to detect the envelope of the signal and filter out the RF 
frequency signals. The value of the RC time constant can be set to be f
o





 is the frequency of the envelope and f
c
 is the carrier frequency. Considering that 
the above two frequencies have large separation, the RC time constant can be picked to 
make the decoded envelope less sensitive to process variations relating to the R and C. 
Assuming that both the small signal resistance r
d
 and parasitic capacitance of the diode 
are much less than the values of R and C, the variations in the diode will have much less 
impact on the overall performance of the envelope detector.  
The input impedance of the envelope detector depends mainly on the bias 
resistors and the capacitance of the diode. The bias resistors are relatively large compared 
to the typical 50Ω RF matching impedance. During the normal operating mode, we 
assume that the power of the envelope detector is turned off using a switch or the output 
of the envelope detector is connected to the power supply, thereby deactivating the 
envelope detector. In this case, the diode behaves like an open switch.  
Moreover, the input capacitance of a diode is several tens of femto-Farads for on-chip 
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implementation. Therefore, the input impedance of the envelope detector has negligible 
effect (loading) on the RF DUT output and its overall performance. 
In summary, the BIT scheme shown in Figure 25 has the following advantages: 1) 
low die area overhead due to the simple circuit structure, 2) robustness to process 
variations, and 3) negligible impact on DUT performances.  
4.3 Alternate Test Approach Using Test Response Sensors 
In the proposed test method, the alternate test methodology [23]-[28] is used to 
predict the system and sub-module specifications from the extracted envelope of the test 
response. Alternate test works on the principle of finding a set of alternate test 
measurements M (different from and much more simpler than conventional specification 
tests) such that the set of multi-parameter process perturbations S, which cause device 
parametric failure (i.e., directly impact the set of performance metrics P of the device 
under test), also affect the alternate test measurements M made on the DUT. If the 
measurements M and device performance metrics P show strong statistical correlation 
under arbitrary process perturbations S, then a non-linear regression-based mapping 
function f:M→P can be built for predicting  the specifications P from the measurements 
M.  Moreover, the original specification tests can be fully or partially replaced by the 
alternate test measurements if strong statistical correlation between M and P can be 
established.  The key benefit of the alternate test methodology is that a single test 
configuration and a single test stimulus can be used to compute all the test specifications 
of interest, thus reducing the complexity of implementing truly autonomous built-in self-
test. 
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Practical implementation of the alternate test procedure [23] involves time domain 
sampling of the obtained test response, signal processing (digital) of the obtained data 
and prediction of the performance metrics P of the device under test using regression-
based mapping functions. For RF circuits, time domain sampling of the output response 
is difficult due to the very high sampling rates required. In the proposed test approach, 
the output of the envelope detector is a low frequency signal that can be easily digitized 
and analyzed by the on-board processor or embedded resources. The alternate test 
methodology with the test sensor utilized in this work is depicted in Figure 26. Let M′ be 
the sampled time-domain signal at the output of the envelope detector. Then, the 
proposed approach relies on the use of a mapping functions f′:M′→P, for predicting the 
specifications P of the device under test.   
 
 
Figure 26. Alternate test methodology with a test sensor. 
In general, the non-idealities inherent in the envelope detector need to be 
accommodated by the alternate test response analysis procedure. For example, a diode or 
diode-connected transistor in the envelope detector shows non-ideal switching behavior 
for the applied voltage over the diode and works in the linear or square-law region of its 
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operating characteristics depending on the input signal level.  Furthermore, since the 
diode is a non-linear device, inter-modulation products are introduced into the detected 
envelope, thereby causing distortions. These non-idealities can, in general, be subsumed 
by the mapping function f′ if the calibration procedure (discussed later) used to build the 
mapping f′ is modified appropriately. This allows the accuracy of the alternate test 
procedure to be maintained even when the diode of Figure 26 is non-ideal. 
4.4 Test Stimulus Optimization 
Test stimulus optimization methods presented in the past literature have been 
mainly driven by iterative transistor-level simulations [81]. However, since simulation for 
RF transceivers is computationally expensive, their direct use in RF testing is difficult. In 
this work, the optimization process for diagnostic test stimuli is based on the concepts 
present in [24], where behavioral models are employed to generate a test stimulus for the 
receiver. This procedure relies on the fact that even though a test response obtained from 
the behavioral models is not identical to that of the actual devices, the measurements 
obtained are correlated to the measurements made on the same. For this reason, a test 
stimulus can be optimized based on behavioral models of the actual DUT. Finally, in 
order to compensate for the difference between behavioral models and actual devices, 
fine tuning of the optimized stimulus and calibration of the test measurements needs to be 
performed via hardware experiments. 
The goal of the diagnostic stimulus optimization is to determine an optimal 
stimulus, which maximizes the statistical correlation between the measurements M and 
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the test specifications P as described in Section 4.3. We utilize a multi-tone sinusoidal 
waveform x
i
(t) as the test stimulus waveform, 
1
( ) sin(2 )
N
i k k k
k
x t V f tπ θ
=
= +∑  (27) 




, and the number of 
different tones N. Since phase is not controlled by the test procedure, it is assumed to be 
zero for all tones.  
In the optimization, the ranges of the test stimulus variables are determined by the 
characteristics of the DUT and external tester (i.e., data acquisition system). The 
maximum level of V
k
 is limited by the absolute maximum rating of the DUT’s input, 
whereas the minimum input level is determined by the DAC’s performance metrics − bit 
resolution and maximum output swing. The frequency set {f
k
} determines the period of 
the test response’s envelope. As the period is increased, the data acquisition time 
increases and the bandwidth requirement of the ADC reduces. Therefore, the frequency 
bounds for {f
k
} can be set by the allowable maximum testing time and digitizing ADC’s 
bandwidth.  
The test stimulus optimization procedure is shown in Figure 27 and works as 






} for which an 
alternate test stimulus needs to be determined. Using statistical sampling techniques [82], 
a set of behavioral model parameter perturbations BP is created in such a way that all the 
target specifications in the set TS are perturbed from their nominal values to their test 
limits (i.e. the set BP contains as many test corners as possible) and the entire test 




Figure 27. Diagnostic test stimulus optimization. 
First, a target specification T is selected from the set of specifications P. The 
selection heuristic picks a test specification that shows maximum correlation with all 
other test specifications in the set P under random behavioral model parameter 
perturbations. Next, a set of test tone amplitudes V
k
 and frequencies f
k
 are selected by the 
optimization engine and applied to DUT models (called instances) corresponding to each 
 74 
of the parameter perturbations in the set BP and simulation is performed. The resulting 
measurement response set M is stored. Each response in the set M consists of the 
digitized envelope obtained at the output of the envelope detector.  The complete 
response set M consists of a set of such digitized responses. For each of the parameter 
perturbations in BP, the value of the target specification T is determined a priori using 
simulation. This results in a corresponding set of test specification values P. Note that the 
cardinality of the set M and the set P is the same as the cardinality of the set BP. Also, 
for every DUT instance, there exists a digitized envelope in M and a corresponding value 
of the test specification T in P.  
Next, a MARS regression mapping [30] is built from M to P using the data stored 
in the prior step. The accuracy of this mapping is then checked as follows. A set of DUT 
instances corresponding to random and extreme behavioral parameter perturbations is 
created and their test specification values are measured (in simulation). Then the selected 
test stimulus is applied to each DUT instance and the test specification value T 
corresponding to each such instance is predicted from the MARS model built earlier.  
The prediction error of the predicted test specification values is then computed from the 
data obtained (since the predicted value of T and the exact value of the same for each 
DUT instance are known, this can be computed easily). If the prediction error is larger 
than a prescribed threshold, the test is modified using the optimization engine. If not, then 
test generation for T is successful and in the next step, the suitability of the obtained test 
for predicting other test specification values is determined. This involves running steps 1, 
2, 3 and 4 in Figure 27 for all remaining test specs in the set TS.  
In step 5, the set TS is modified to include only those test specifications for which 
the current set of stored alternate tests is not sufficient. If the resulting set TS is not 
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{NULL}, then the process is repeated until alternate tests for the remaining test 
specifications in TS are found and stored. Else, the process is stopped and all the 
generated alternate tests are concatenated (i.e. applied in sequence) to become the final 
alternate test for the RF circuit. 
In general, an RF circuit may have detectors inserted into more than one RF test 
node. In this case, each element of M consists of not just a single digitized envelope 
response but an ensemble of such responses. The MARS function, in this case, maps the 
outputs of all the envelope detectors (digitized envelope responses) to the target test 
specification T.  Another key issue is that the MARS mapping functions must be 
constructed from hardware measurements for accuracy. Hence, measurements made on a 
large number of DUTs with different performance metrics (instead of DUT instances in 
simulation as described earlier) are necessary in order to properly calibrate the alternate 
test. Where embedded detectors are concerned, their outputs must be made externally 
observable on a test chips for calibration purposes. While this is tedious, it is a one-time 
cost that is necessary for accuracy of the test procedure. 
4.5 Test and Diagnosis Framework 
The overall test and diagnosis framework is illustrated with a RF transceiver in 
Figure 28, where RF- loopback in the RF path is employed to feed the transmitter output 
signal to the receiver, thereby eliminating the need for an external RF signal generator to 
test the receiver. An attenuator is deployed in the load board to adjust the signal power 
fed to the receiver by the transmitter. If necessary, a frequency shifter can also be used 




Figure 28. Proposed test and diagnosis structure.  
Of the two possible built-in test configurations, one configuration uses a single 
sensor on the load board connected to the output of the transmitter (called ‘external 
sensor-based method’) and the other uses sensors inside the die for increased test 
accuracy (called ‘embedded sensor-based method’). Figure 28 shows detectors placed at 
various DUT RF nodes.  
In the first test configuration, only the detector at the output of the transmitter is 
used and the other sensors are unnecessary. A single test pattern is applied to the input of 
the mixers via the embedded DAC or DAC on the load board. The output of the envelope 
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detector placed on the load board is digitized using an embedded or external low 
sampling rate ADC. To test the transceiver, test response from the load-board envelope 
detector and the digitized baseband receiver output is used to predict the transmitter as 
well as the receiver test specification values. Calibration of the alternate test procedure is 
easily performed by measurements made on a set of transceivers with diverse test 
specification values. The test specification values of the embedded transceiver modules, 
such as mixers, low noise amplifier (LNA), and power amplifier (PA), are predicted from 
the measured test data but cannot be validated directly without access to the LNA and 
mixer outputs. However, once calibration is performed, no RF test instruments are 
necessary and the built-in test procedures can be used to predict the transceiver test 
specification values with great accuracy. 
In the second test configuration, data from all the sensors are used to predict the 
transmitter, receiver as well as the individual module specifications (LNA, mixer, PA). It 
is assumed that for calibration, the respective module outputs are externally available on 
a set of test chips. While the accuracy of prediction of the transmitter and receiver 
specifications is the same as for the first test configuration, the increased test access 
allows very accurate prediction of the embedded RF module (LNA, mixer, PA) test 
specification values as well.  
Note that even in the case of the first test configuration, accurate prediction of the 
transmitter and receiver test specifications values is not straightforward. This is because 
any problems with the transmitter can cause incorrect signals to be fed to the receiver (it 
is assumed that both the transmitter and receiver and any number of embedded RF 
modules can simultaneously suffer from parametric defects/variations). This can cause 
problems with receiver failure diagnosis. However, by analyzing data from the detector at 
 78 
the output of the transmitter and the output of the receiver simultaneously, both the input 
and output of the receiver are monitored concurrently. This allows the effects of improper 
input signals to the receiver due to transmitter failure to be detected and compensated by 
the MARS regression model building procedure. Also, transmitter failures are diagnosed 
from the same data. The same arguments can be extended for the case of second test 
configuration where detectors are placed at the quadrature mixer outputs that feed the PA 
and a detector is placed at the output of the LNA that feeds the down-conversion mixers 
of Figure 28. 
 
4.5.1 Post-Test Response Analysis 
For both the configurations, the input to the RF system is a baseband signal 
applied to the up-conversion mixer that is compatible with an embedded DAC or low 
sampling rate DAC on the load board. Once a test stimulus is applied, the envelope of a 
test response can be observed via the test sensor(s), and digitized using the ADCs. To 
compute the specifications of the sub-modules and the system, the digitized transient 
outputs from the envelope detectors are fed into pre-built regression models. The 
envelope of the RF test response, however, is sampled in the presence of noise, which can 
significantly degrade the computational accuracy of the model evaluation. Therefore, a 
de-noising step is added during post processing on the DSP. First, the transient signal is 
sampled for multiple periods and time averaged. After that, one period of the transient 
envelope of each sensor is extracted as the final input parameter for the pre-built 




Figure 29. Post-processing steps performed on the envelope response. 
4.5.2 Comparison of Two Schemes 
Both the configurations can eliminate the need of RF equipment to capture RF 
test responses, thus significantly reduces equipment capital costs. However, the pros and 
cons of both techniques are different from a design, test quality, and test time perspective. 
The embedded sensors in the transceiver in Figure 28 involve additional die area, 
resulting in increased circuit design time and power consumption to incorporate sensors 
into the die. Moreover, the embedded sensors are also under the same process variations 
as the DUT, and its performance is varied across dies and wafers. To avoid the 
performance deviations of test sensors and corresponding test quality degradation, test 
sensors need to be tested and calibrated before performing DUT tests. For this purpose, a 
few calibration methods [77], [78] have been proposed, but are only applicable with the 
assumption that die-to-die variations are considerably dominant compared to within-die 
variations. However, this assumption is not valid as the feature size of transistors 
continues to shrink and thereby within-die variations keep increasing.  On the contrary, 
since an external test sensor on the load board can be fully calibrated before DUT testing 
and its design is separated with the DUT design, the cons of the design and calibration 
issues for the embedded sensor-based method can be avoided.  
On the other hand, the embedded sensor-based method provides a way to probe 
internal nodes, thus providing more information regarding embedded RF modules. To 
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achieve the same test quality as that, the external sensor-based method should utilize 
longer test pattern to extract similar amount of information. Otherwise, the test quality 
would be degraded significantly. Assuming that the one period of the envelope for the 
embedded sensor-based technique is 10 µsec, corresponding to 100 kHz signal, and 100 
periods of the extracted envelope from a RF test response are sampled for de-noising, the 
electrical test time can then be estimated as the total measured duration (i.e., 1msec) plus 
the post-processing time depicted in Figure 29. Suppose that the external sensor-based 
method employs n times longer test pattern than that of the embedded sensor-based 
method to gather the same amount of information, the overall test time roughly increases 
by n times.  
4.6 Experimental Results 
In this section, the results from three case studies are described. The proposed test 
approach has been validated using (1) transistor-level simulation, (2) behavioral 
simulation, and (3) a hardware prototype of a 1.575GHz transceiver. 
As a figure-of-merit for evaluation, root-mean-square (RMS) error was calculated 
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RMS error P P
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the true value and extracted specification value for the i
th
 specification using the proposed 
method, respectively.  
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4.6.1 Case Study I: 900MHz LNA  
The efficiency of the proposed test structure was evaluated using a 900 MHz low 
noise amplifier (LNA) [83] shown in Figure 30. The specifications of interest are the 
power gain (S21), the noise figure (NF), and IIP3. Besides prediction accuracy as a 
figure-of-merit, the BIT circuit effects on the DUT performance metrics are also 
evaluated.  
In order to make nonlinear mapping functions from the measurement space 
(transient envelope) to the specification space, 600 LNA instances were generated using 
Monte-Carlo simulation, which is performed in Cadence SpectreRF simulator. 
Multivariate adaptive regression splines (MARS) is utilized to make a nonlinear mapping 
[30]. The process variations in the Monte-Carlo simulation include the value of passive 
components (i.e., resistor and capacitor), and the BJT model parameters such as 
saturation current (I
s
), forward current gain (β
f





), and current corner for beta (I
kf
). The parameter variations were assumed to 
be uniformly distributed within +/- 20% range around their nominal values. Note that the 




Figure 30. A 900MHz LNA. 
Through the Monte-Carlo simulation, the specification values and the detected 
envelopes via the envelope detector were logged for 600 LNA instances. Among them, 
500 instances were used to build the mapping functions and 100 instances were used to 
validate the accuracy of specification prediction. As test stimulus, two-tone signal was 
utilized and had 900MHz and 900.1MHz frequency with -10dBm power level.  To 
digitize the detected envelopes, a 100MHz sampling rate ADC was used to sample 2048 
points, which correspond to 20.48 µsec in the transient response.  
4.6.1.1 BIT effect on the DUT performance 
The performance comparison was made between the two designs, i.e., with and 
without the envelope detector to evaluate the effect of the BIT structure on the DUT 
performances. Table 9 shows the specification values for S11, S22, S21, S12, NF, and 
IIP3 for the DUT with and without the envelope detector.   















without BIT -8.5 -27.1 14.4 -31.6 4.04 1.81 
with BIT -8.5 -26.6 14.2 -31.7 4.04 1.75 
 
Among the specifications, the specification S22 shows the worst deviation, and 
has 0.5dB degradation from the original specification value. This degradation mainly 
comes from the parasitic capacitances of BJT in the envelope detector, but considering 
the nominal specification value of -27.1dB, 0.5dB can be negligible. As evident from the 
table, none of the specifications were affected prohibitively after the envelope detector 
was added to the DUT. 
4.6.1.2 Prediction accuracy 
To emulate the effects of noise available in reality, a 1mV
rms
 Gaussian noise was 
added to the detected envelope of the 600 DUTs. Figure 31 shows the scatter plots 
comparing the actual and predicted specifications for LNA S21, NF, and IIP3, and 45 
degree straight line corresponds to the ideal prediction line. The scatter plots for S21 and 
IIP3 prove close matching between the actual and predicted specification values, whereas 
the predicted NF values show relatively loose matching with the ideal 45 degree line. 
Considering the specification distribution range of NF is very narrow (i.e., <1dB) and the 
typical measurement error 0.1dB, one can say that the NF prediction shows the good 
prediction.  
Table 10 shows the prediction accuracy in terms of RMS error and relative error, 
where the relative error is defined as RMS error over the specification distribution range. 
The RMS errors for three specifications over the validation set are 0.053 dB, 0.158 dB, 
and 0.086 dB, respectively. 
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Table 10. Test accuracy for case study I. 
 S21 NF IIP3 
RMS error 0.053 dB 0.158 dB 0.086 dBm 
 Relative error 1.20 % 13.52 % 1.57 % 
 
Finally, it needs to be mentioned that even though the envelope detector is under 
the same process variations as the DUT, one can achieve considerable prediction 




Figure 31. Specification predictions with 1 mV
rms
 white noise for S21, NF, and IIP3. 
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4.6.2 Case study II: Behavioral Transmitter 
The proposed method was validated using behavioral simulations. A simple 
transmitter shown in Figure 32 was built using the behavioral models in Cadence rfLib, 
which are parameterized by a set of circuit performance metrics such as gain, IIP3, etc. 
The envelope detectors were implemented in MATLAB.  
 
 
Figure 32. Transmitter with behavioral models. 
To make multiple instances of the system with different performance metrics (i.e., 
to induce parametric faults), the specification S21, IIP3, and P
1dB
 of the PA and mixer 
were perturbed simultaneously with no correlation between their variations, and all of 
them were also served as the target specifications to be extracted. Due to the lack of 
statistical information regarding the correlation between the specifications, no correlation 
was assumed. However, from test and diagnosis perspective, it is one of the tough cases 
since the number of independent variables (i.e., the specifications to be extracted) 
increases in the circuit. Hence, the test stimulus needs to be optimized in a larger number 
of dimensions and hence, the optimization becomes a tougher problem. Each 
specification was assumed to have a uniform distribution around its nominal value with a 
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maximum deviation of ±3dB (or dBm, as applicable). Assuming that access is available 
to each module output, two envelope detectors were placed at the outputs of the PA and 
mixer.  
A set of diagnostic test stimuli were optimized for the transmitter shown in Figure 
32. Single and two-tone sinusoidal stimulus showed the best performance of test quality 
for all the specifications. Each specification extraction was optimized with a different 
input power level. Table 11 shows the optimized stimuli used in the simulations for the 
external sensor-based method. For the embedded sensor-based method, a single 
sinusoidal waveform was applied at 3MHz and 4MHz with -20dBm power level, 
respectively. 
Table 11. Test stimulus used for case study II. 
PA Mixer 
Input power 
S21 P1dB S21 IIP3 
@3MHz  [dBm] -32 4 -26 -36 
@4MHz  [dBm] -26 - -26 -23 
 
Monte-Carlo simulation was performed to generate 300 instances in which each 
instance had different specification values. Among 300 instances, 250 instances were 
used to calibrate the non-linear regression models.  Validation of the proposed method 
was performed on the remaining 50 instances.  
Table 12 shows the test accuracy for the transmitter shown in Figure 32. It should 
be noted that for the specifications of the mixer, the embedded sensor at the mixer output 
provides significant increase of test quality. The external sensor case employed four 
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different test stimuli, whereas the embedded sensor case used only a single test stimulus 
to provide almost the same test quality as that of the single senor case.  
Table 12. Test accuracy for case study II. 
PA Mixer 
RMS Error 
S21 [dB] P1dB [dBm] S21 [dB] IIP3 [dBm] 
External sensor 0.11 0.13 0.12 0.155 
Embedded sensor 0.169 0.118 0.003 0.037 
 
4.6.3 Case Study III: 1.575GHz Transceiver Prototype 
For the second case study, a 1.575GHz transceiver front-end shown in Figure 33 
was implemented using off-the-shelf components and used as a test vehicle.  
The transmitter consisted of a mixer, PA, and band-pass filter. The PA was 
implemented using NEC µPC2763, RFMD RF2641 for the up-conversion mixer, and 
1575B-12 for the band-pass filter. In the receiver chain, a LNA, down-conversion mixer, 
and band-pass filter were implemented via RFMD RF2304, RFMD RF2411, 1575B-12, 
respectively. Three envelope detectors were deployed in the prototype. As described 
earlier, the detectors were placed at the output node of the PA, mixer, and LNA. They 
were implemented using a HSMS-2865 diode. The RC time constant of all the envelope 







Figure 33. Prototype of a 1.575GHz transceiver front-end with (a) receiver and (b) 
transmitter. 
4.6.3.1 Test setup 
The overall test configuration including the prototype is shown in Figure 34. 
Loop-back mode was employed to test the LNA without an external RF source. A PC 
with a NI-DAQ card PCI-6115 was used to run the test, i.e. test stimulus feed and capture 
of the test response. The NI-DAQ card emulates embedded data acquisition circuitry, and 
can be performed up to the sampling rate 4Msamples/sec with 12 bit resolution on 4 
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ADC channels and 2 DAC channels. Note that no RF equipment was deployed in the test 
configuration to measure complicated RF specifications.  
 
 
Figure 34. Test setup for the prototype. 
To emulate multiple instances of the system, individual power supply level for 
each component was perturbed simultaneously and independently. As the power supply 
level is perturbed, each device exhibits different performance metrics. Ten instances for 
the PA and ten instances for the mixer were generated by sweeping the power supply 
level. Hence, the total number of the transmitter instances obtained is 100(=10 PA 
instances × 10 mixer instances). For all these 100 instances, true specification values 
were measured using standard test equipment. These specification values are the output 
parameters of the regression models and were used to evaluate test quality. Among them, 
60 instances were used as a training set to generate the nonlinear regression models. As a 
validation set, the remaining 40 instances were selected. For the LNA in the receiver, 25 
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and 8 instances were generated for a training and validation set, respectively. The 
specifications S21 and third-order-intercept (TOI) were considered for the transmitter, 
PA, mixer, and LNA as test specifications. In the experiment, two configurations were 
evaluated similar to the case study using the behavioral simulations. The embedded 
sensor-based method utilized all the sensors (i.e., N1, N2, and N3 in Figure 34) deployed 
in the prototype, whereas the sensor N2 at the output of the transmitter was used to 
extract all the specifications of the transmitter, PA, and mixer in the experiment to 
evaluate the external sensor-based method. 
It should be noted that off-the-shelf components commercially available are fault-
free circuits that already passed production tests. Therefore, no faulty circuits could be 
explored in this experiment if multiple instances are tested with a RF socket. Instead, 
sweeping the power supply levels changes the performance metrics, thereby making the 
circuits behave as parametric failures that emulate a real production test scenario. 
4.6.3.2 Evaluation of the envelope detector 
The envelope detector built on the prototype was characterized. The performance 
of the envelope detector was then compared to simulation results. A two-tone signal was 
used as a stimulus with varying input power to extract dynamic range as shown in Figure 
35. 
The RMS value of extracted envelope is used as a performance metric. The plot 
shows good match with the simulation results. Note that the RMS output values are 
saturated for the input signals below -40dBm, which is limited by the ADC resolution 
(i.e., 12 bits and +/-1V input range of NI-DAQ) that we used. Even in the presence of the 
performance limitations of the ADC, the envelope detector can extract RMS values up to 
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-40dBm two-tone signal. The manufactured envelope detector consumes 50uA at 3V 
power supply, which is very low power consumption compared to RF circuits. 
  

































Figure 35. Comparison between simulation and hardware measurements of the 
envelope detector. 
4.6.3.3 Conventional specification based tests 
The specifications of the transceiver and sub modules such as gain and IIP3 were 
measured using the conventional test setup and test equipments for the purposes of 
training and evaluation of the proposed test methodology. An Agilent spectrum analyzer 
E4407B was used to capture the RF output spectrum. A HP signal generator 8648D is 
used to provide LO to the up- and down-conversion mixer modules of the RF transceiver 
prototype. Keithley source meters are used to provide the required supply voltages to the 
component modules of the prototype. 
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To measure gain of each instance, a single tone test input was provided to the 
prototype by a signal generator 8648D. The corresponding spectrum output for each 
instance is observed with the help of the spectrum analyzer.  
For TOI measurements, two signal generator2 8648D were utilized to provide two 
input tones with closely placed frequencies and identical amplitudes. These tones were 
combined using a Wilkinson power combiner designed to operate at 1.6 GHz. The RF 
spectrum at the output of each instance is observed with the help of the spectrum analyzer 
and the corresponding TOI values are computed from the observed RF spectrum.  
4.6.3.4 Hardware measurements 
For the embedded sensor-based method, a single-tone sinusoidal waveform was 
applied at 40 kHz with −15dBm power level to the input of the transmitter, whereas for 
the case that a single test sensor was employed, different multi-tone waveforms 
specialized for each target specification were stimulated sequentially. These results are 
summarized in Table 13.  
Table 13. Test stimulus used for case study II.  
Transmitter PA Mixer 














-20 -20 -30 -30 -25 -25 
@20KHz 
[dBm] 
- -20 -30 -30 - - 
 
The test response envelops from the test sensors were captured simultaneously for 
0.24msec time duration, which corresponds to 100 periods of the envelope. Therefore, the 
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total data capturing times are 0.96msec and 0.24msec for the external and embedded 
sensor-based method, respectively. After performing the post-processing described in 
Section 4.5, one period of the averaged envelope was extracted for each stimulus. 
 Figure 36 shows all the envelopes of each sub-module via N1 and N2 in which 
each envelope corresponds to a different instance (generated by perturbing the power 
supply).  All the envelopes extracted at the output of the PA are given in Figure 37 for 
four different stimuli listed in Table 13. Finally, one period of the envelope from each 
envelope detector was fed into the pre-built MARS models, and the specifications of 
interest were computed via the models. 
  
 

























    






















(a)                                                                      (b) 
 Figure 36. Extracted Envelopes for the validation set at (a) N2 and (b) N1 in the 
multi-sensor based method. 
 95 

















































(a)                                                                (b)  
















































(c)                                                               (d) 
Figure 37. Extracted envelopes for the validation set at N2 in the single sensor based 
method for the stimulus of (a) 1, (b) 2, (c) 3, and (d) 4 from Table 13. 
Table 14 shows the test quality in terms of RMS error for the transmitter and the 
sub-modules with the comparison of that of the BIT scheme in [25], which utilizes RMS 
and peak DC values of test responses. In this experiment, the RMS and peak values for 
the scheme in [25] were computed from the extracted envelope and the same test stimulus 
used for the proposed method was applied. As can be seen from Table 14, the proposed 
method shows high degree of test accuracy for all the specifications. For example, the 
RMS error for the transmitter S21 is 0.049dB and 0.017dB for the external sensor and 
embedded sensor case, respectively. In addition, the test quality shown in Table 14 is 
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within the measurement noise expected from standard specification measurements using 
RF instrumentation. Compared to the method in [25], the proposed methods provide 
better test quality for all the target specifications. Moreover, the specification TOI of the 
mixer fails to be extracted via the method in [25]. It proves that the transient envelope 
features provide more information getting better test quality. Using loop-back mode, the 
LNA specifications were also extracted with high test quality. 
Table 14. Test accuracy for the transmitter and the sub-modules. 





















0.049 0.104 0.029 0.136 0.020 0.124 - - 
embedded 
sensor 
0.017 0.082 0.012 0.035 0.020 0.063 0.032 0.187 
[25]  0.175 0.396 0.100 0.284 0.182 - - - 
 
 
All the scatter plots for the cases listed in Table 14 are depicted in Figure 39, 
Figure 40, and Figure 38, comparing the actual and predicted target specifications. As can 
be seen, the scatter plots show close matching between the actual and predicted 
specification values.  
Testing of the discrete RF circuits should require the proper termination at the 
input and output such as 50Ω termination. However, for the fully integrated system, the 
embedded circuit is cascaded, and the performance is also affected by the input and 
output impedance variations of the following and followed device. This effect can be 
seen in the case of the mixer S21 shown in Figure 39 and Figure 40, where a scatter 
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group has the same mixer instance (i.e., the same S21 value at a particular power supply 
level) with different PAs (i.e., different power supply levels). Note that the specifications 
of each module are measured with 50Ω input and output termination such as a standard 
measurement approach for a discrete RF DUT. Hence the measured specification values 
involve no variation of the cascaded impedance. The proposed method, however, 
provides the specification values of the embedded circuit including the impedance 
variations of the following and followed sub-modules. 
It is observed that the PA and LNA specifications were extracted accurately in the 
presence of performance variations of the mixer and PA. It shows that the proposed 
scheme is suitable for computing specifications of embedded sub-modules, where 
performances get perturbed simultaneously and affect the following sub-modules’ 
response. In addition, even though the variation range of the specification S21 of the 
mixer and LNA is around 1dB, the proposed method can extract the specification very 
accurately within measurement noise level. 
 
 


















Figure 40. Predicted specs vs. measured specs of embedded sensor-based method. 
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4.6.4 Impact on Test Cost and Quality 
Finally it should be noted the efficiency of the proposed method in terms of test 









where Capital implies the depreciation of capital equipment such as testers, probers, 
handlers and possible facilities, and Operating Costs consists of maintenance, labor, 
consumables, and any additional overhead. Yield is the ratio of the total number of good 
devices to the total number of manufactured devices, and Throughput is the number of 
devices tested for a given unit of time. The proposed method significantly impacts on 
Capital and Throughput in COT.  
Compared to typical ATE based production tests (i.e., standard test method), the 
proposed method is feasible for self-test and diagnosis using on-chip resources such as 
ADC, DAC, and DSP module. Moreover, RF test stimulus generator is substituted with 
the transmitter to test the receiver in loop-back mode. Therefore, the RF front-ends of the 
system can be tested without any external test resources, coupled with fully embedded 
loop-back circuitry such as a circuit present in [84]. Finally, the term Captical and 
Operating Costs can be reduced using on-chip facilities. 
From a test throughput perspective, the proposed method requires below 1msec 
data capturing time and data processing time in the DSP module for a DUT testing. 
Considering the high computing power in DSPs or general CPUs, the computation for 
post-processing and evaluation of the non-linear regression models is not computationally 
intensive. The overall test time is significantly reduced compared to typical production 
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test times on RF ATE. It is due to the fact that all the specifications for the transceiver as 
well as the sub-modules are extracted simultaneously from a single test pattern for both 
the cases. For example, in [15], the lowest RF test time is set to 280msec (a 200 msec 
handler index time plus an 80 msec electrical test time). Finally, the total electrical test 
time is improved by several orders of magnitude over the reported test times, resulting in 
negligible test time as compared to 200msec handler index time. 
 102 
CHAPTER 5 
SOFTWARE-IN-THE-LOOP SELF-CALIBRATIN OF RF CIRCUITS 
FOR MULTI-PERFORMANCE VARIABILITY 
In this chapter, a global RF specification-aware compensation methodology is 
described that can trade-off performance specifications against one another in a preferred 
way while performing simultaneous multi-parameter compensation. In order to determine 
how to change embedded tuning knobs such as bias current/voltage, capacitance, and 
inductance, it is necessary to first know which of the circuit specifications have been 
affected and by how much. Then corrective action is taken by adapting tuning knobs to 
the drifted process variations. The procedure is iterated until all the specifications are 
within the acceptance limits for parametric faulty DUTs. Suppose that a standard test and 
diagnosis method is employed for self-calibration, even though the method provides no 
way to diagnose embedded modules in RF systems. Then, self-calibration significantly 
increases overall test times on expensive ATE under stringent requirements of test costs. 
This results post-silicon calibration to be infeasible. As described in the previous chapter, 
the envelope of a test response provides enough features to calculate complex at-speed 
specifications. The proposed self-calibration technique uses the fact on digital feedback 
loop.  
In the following, limitations of prior work are discussed, followed by the 
proposed self-calibration methodology and alternate control law to trim tuning knobs. 
 103 
Simulation results and hardware measurement using fabricated CMOS 1.9GHz LNAs are 
presented. 
5.1 Limitations of Previous Work  
In the area of analog and digital circuits for reducing circuit performance 
variability, several methods have been presented in the literature. Self-calibration 
techniques are an integral part of analog-to-digital and digital-to-analog converter designs 
[86], [87]. To reduce device mismatches, these methods trim reference voltages or 
capacitance.  Alternative solutions have been proposed that are inherently robust to 
particular process variations. One such example is the circuit proposed in [88] that 
compensates for the mismatch of current mirrors. The feedback circuit in [89] tracks 
effects induced by predefined process variations such as transistor thresholds, body effect, 
and channel length modulation. However, it has been difficult to apply similar techniques 
to RF circuits due to the following reasons: 1) all the previous methods described above 
are application oriented, and 2) issues arising from high speed operations of RF circuits 
are not explored. For example, loading effect due to additional circuitry can significantly 
degrade overall RF circuit performances. 
On the other hand, self-repair or self-healing techniques for digital circuitry have 
been proliferated [90], [91]. For example, memory circuits employ redundant cells as 
well as test circuitry. Once performing tests by embedded test circuitry, detected faulty 
cells are replaced with redundant cells via adjusting on-chip circuit topology. These 
methods have concerns on catastrophic faults in digital circuits without consideration of 
parametric failures. 
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A few calibration techniques for RF circuits have also been presented. For 
example, pre-distortion linearization has been employed as a common technique for RF 
power amplifiers [96]. This approach compensates for the presence of nonlinearities by 
applying pre-distorted input signals. On the other hand, analog feedback-based 
compensation techniques have focused on a specific performance deviation such as gain 
loss, I-Q mismatch, and DC offset errors [39]-[42]. The embedded sensor-based 
technique has been presented to address the specification S11 drifts. However, it hasn’t 
considered other performance specifications as well. Consequently, these approaches 
regarding RF circuits only compensate for a single performance deviation at a time and 
are not universal to any RF circuits and topologies. Moreover, the range of performance 
variation over which compensation can be performed is limited by the fact that the 
compensation circuitry is itself exposed to the same process variations as the RF circuits. 
In addition, these approaches require significant processing and die area overheads to 
incorporate self-calibration into RF circuits.  
In this work, we propose a universal RF self-calibration scheme to compensate for 
multi-performance variability. The performance evaluation scheme is specification 
centric so that the deviations are compensated when they affect the end specifications. In 
addition, the compensation is performed via digital algorithms that are “immune” to 
thermal and process effects. 
5.2 Cost Function Formulation for Self-Calibration 
Self-calibration involves an optimization process to search for optimal adjustment 
of multiple tuning knobs and in turn converge to an optimum solution. In order to achieve 
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good compensation for performance drifts, an optimization process needs to be driven by 
an objective called cost function. Depending on the constraints of the circuit 
performances, various formulations are feasible. For example, suppose that the 
requirement for the noise figure (NF) specification of a circuit is stringent, whereas the 
other specifications have enough performance margins with respect to the specification 
limits. In this case, the calibration process focuses mainly on the noise figure correction.  
Without loss of generality, a cost function employed in the calibration process can 
be stated as 
find *x D∈  such that *( ( )) ( ( ))f x f xΦ ≤ Φ , x D∈ , 
where nℜ⊂D denotes the space of tuning knobs,  f(·) is a set of functions derived from 
performance specifications, which, in general, are measured during the test and diagnosis 
phase. For instance, a cost function ( )xΦ for tuning knobs x can be defined to minimize 
performance variability as  
1 1 2 2 2
( ) [ ( ), ( ), , ( )
n n
x w f x w f x w f xΦ = L  (30) 
_( )i i i nomf x S S= −  (31) 
where  w
i




 denote the i-th specification value and its 
expected value, respectively. In this scheme, the optimization process search for a 
solution minimizing the difference with respect to the nominal specifications with 
weighting factors. Therefore, the minimum value of the cost function corresponds to 
minimal performance variability for each performance metric.  
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For example, a CMOS LNA in Figure 41 shows one application with two tuning 




, which control the bias points of the transistors. These 
tuning knobs need to be adjusted to compensate for any performance drifts.  
 
 
Figure 41. CMOS LNA using folded PMOS IMD sinker [97]. 
Figure 42 depicts a contour plot of response surface of the cost function for an 
instance of the CMOS LNA, which has process parameter drifts. The weighting factor is 
set to the replica of the nominal value for each specification, which thereby is normalized 
each other. In the plot, the mark * denotes a cost value for a particular DUT which 
performances are deviated. The solution with optimal trimming of tuning knobs is 
marked as ‘+’. Proper trimming of two tuning knobs enable the instance to converge to 
the optimum solution as shown in Figure 42. Suppose that only one of the tuning knobs is 
deployed. Then, one can observe that the instance shows no convergence to the optimum 
due to limited controllability of performance. To maximally compensate for performance 
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drifts, multiple tuning knobs are preferred to increase the degree of freedom (DOF). 
However, it leads to a higher complexity optimization problem in searching for optimum 
tweak of tuning knobs. 
 
 
Figure 42. Contour plot of the cost function. 
For the given contour plot, the optimization process is performed to converge to 
the optimum. In general, local and global optimizers can be employed in view of finding 
a solution. Though the iteration number required to converge to the optimum depends on 
the response surface complexity of a cost function and optimization engine employed, it 
takes at least a few hundred iteration numbers in global optimizers. Local optimizers can 
be employed to reduce the number of iteration. However, compromise with performance 
variability after calibration may stem from the non-optimal tuning of the knobs. As 
mentioned already, the number of iteration is critical to minimize the overall self-
calibration time. Further, it directly increases overall manufacturing costs.   
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5.3 Alternate Control Law for Tuning Knobs 
This section describes a one-shot control law for adapting multiple tuning knobs 
simultaneously. The key feature of the method is to predict the optimum solution from 
the extracted test response, thereby eliminating a number of iteration of the optimization 
process.  
A control mechanism called alternate control law is proposed that makes use of 
the principals of alternate test methodology [23]. In the past, there has been significant 
work on applying alternate test ideas to analog, mixed-signal and RF circuits. The 
concept can be also employed for self-calibration in test and diagnosis phase to figure out 
the direction to trim tuning knobs.  
Process variations inherent to the manufacturing process affects the circuit 
specifications as well as the measurement space such as transient responses obtained 
from a test stimulus. Suppose that particular process drifts are induced and thereby 
specifications are also deviated correspondingly. Optimal tuning knob control can be 
determined for the given their drifts. Figure 43 illustrates the effect of the variation of one 
such parameter in the process parameter space P on the optimal tuning knob space T and 
the corresponding variation of a particular measurement data in M. For any point p in the 
parameter space P, a mapping function onto the optimal tuning knob space T, f:PT can 
be computed. Similarly, for the same point p in P, another nonlinear mapping function 
onto the measurement space in M, f:PM can be computed. Suppose that a specially 
crafted stimulus is selected in such a way that the test response is strongly correlated to 
all the optimum trim of the tuning knobs. Alternatively, the mapping function f:MT 
could be constructed for the optimal tuning knobs from all measurements in the 
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measurement space M using nonlinear regression mapping tools [30]. The test stimulus 




Figure 43. Effects of process variations on measurement and tuning knob control. 
The overall procedure of the alternate control law is depicted in Figure 44. A 
specially generated test stimulus is applied to a DUT. The envelope of its test response as 
a feature is extracted via the embedded detector and is placed at much lower frequencies 
compared to the at-speed test stimulus. Finally optimal tuning knobs are predicted via 
pre-built regression models. Note that the generation of mapping functions is one time 
process in the characterization phase before production test. Prediction of the optimal 
control from the extracted low-frequency signature via an embedded detector provides 
the following benefits. First, it is performed on a single stimulus and test configuration. 
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Second, iterative optimization process can be eliminated via one-shot prediction, thereby 
reducing the overall time to perform self-calibration procedure. Last, this control law has 
no limitation on the number of tuning knobs and results in enhancing controllability of 
performance metrics.  
 
 
Figure 44. Alternate control law. 
5.4 Self-Calibration Structure 
The overall procedure of the proposed self-calibration method is depicted in 
Figure 45 and works as follows. After manufacture, production tests are conducted to 
ensure the proper functionality of a DUT. If the current DUT is determined as a faulty 
DUT with catastrophic faults such as open or short of a node, the procedure ends since 
the catastrophic faults typically result topology changes of a circuit and is almost 
infeasible to compensate without replacing it with designated redundant circuitry. The 
self-calibration mode is turned on if the current DUT has parametric fault(s). Then, test 
stimulus generation process is activated and switches device inputs accordingly if needed. 
The embedded detector is used to convert the test response into a low frequency test 
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response “signature”. Based on the pre-defined regression models (described later in 
details), these signatures are mapped into the optimum knob controls. Finally the DSP 
processor adjusts the digital control bits to trim them. The trimming process can be 
iterated until the optimum tuning is obtained based on a predefined optimization rule. 
 
 
Figure 45. Self-calibration procedure. 
The self-calibration procedure is done using the hardware configuration depicted 
in Figure 46, mainly composed of feature extraction, ADC, DSP, and tuning knob 
modules. As can be seen from the configuration, the procedure can be portable into 
embedded resources in RF systems. For example, an ADC in the receiver chain can be 
employed to quantize low frequency signatures, and a DSP module can be utilized to 
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analyze all the extracted signatures and control tuning knobs. Thereby, the proposed 
method eliminates the use of any external RF testers to measure RF test responses and is 














Figure 46. Hardware configuration. 
 
As a part of the self calibration scheme, bias current/voltage, capacitance, and 
inductance can be trimmed via DAC control or switch on/off operations to compensate 
for performance deviations from the expected. For example, the method in [42] trims 
inductance via a set of switches. The schematic shown in Figure 41 shows one 
application with two tuning knobs.  These tuning knobs can be controlled via 
programmable bias circuitry. Such a circuit is depicted in Figure 47, which shows bias 




Figure 47. Programmable bias circuit. 
The objective of the embedded detector is to extract much lower frequency 
signature which is suitable for reuse of the on-chip ADC. Moreover, the extracted 
signature needs to be strongly associated with the performance deviations and/or cause of 
the deviations. For this purpose, envelope detector is employed as a feature detector. It is 
well-known circuitry for amplitude modulated (AM) signal demodulation and is 
composed of a diode, a resistor and a capacitor. Compared to a single DC value from 
other RF detectors such as power and RMS detectors, the envelope detector outputs the 
envelope of a test response that provides much more information if time-varying 
envelopes exist in the test response. In the literature, the envelope detector has been 
employed for test purpose, and proved to provide features to extract complicated at-speed 
RF specifications [98].  
5.5 Results 
The proposed self-calibration structure has been applied to a source-degenerative 
CMOS LNA and partially implemented on TSMC 0.25µm CMOS technology. Hardware 
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measurements on the fabricated CMOS LNAs were evaluated. As mentioned earlier, the 
proposed method is based on statistics (i.e., generation of nonlinear regression mapping 
functions), which should be extracted to explore all the relationship among parametric 
variations, transient signatures, and optimal knob controls. However, the number of 
fabricated dies is not enough to imitate real production environment in industry. Hence, a 
case study based on transistor-level simulations was also considered to ensure the 
effectiveness of the proposed method.  
The compensation for performance variability was driven by the cost function 
defined in Equation (30), which gears toward minimizing performance variability with 
respect to the normal specification values. In the equation, w
i
 was set to the reciprocal of 
the i-th nominal specification value to normalize each specification’s variability with 
respect to the expected. The proposed method is, however, no limitations on the 
definition of a cost function. As a figure of merit, the variability degree after calibration 
was evaluated by standard deviation. For successful calibration, the standard deviation of 
performance after calibration should be reduced compared to that before calibration.  
5.5.1 Case Study I: 1.9GHz CMOS LNA with Two Tuning Knobs  
For transistor-level simulation, the topology of a CMOS LNA with folded PMOS 
IMD sinker [97] was used as a test vehicle and was designed in TSMC 0.25um CMOS 
technology. Its simplified schematic is shown in Figure 48. Two tuning knobs were 




. Programmable bias control 
circuitry was implemented via current and voltage sources in ADS library. The sources 
were routed to each tuning knob, and were set to a range of ±40% and ±2% with respect 




Figure 48. CMOS LNA with PMOS IMD sinker and feature detector. 
To induce the effects of process variations and therefore generate instances with 
parametric faults as well as fault-free instances similar to the situation in real productions, 
Monte-Carlo simulation was performed via Agilent ADS simulator. All the perturbation 
parameters in simulation were assumed to be independent and normally distributed with 
5% standard deviation. The parameters perturbed in Monte-Carlo simulation are as 
follows: zero-bias threshold voltage of p/n-channel transistors, channel doping 
concentration, low field mobility of p/n-channel transistors, value of passive components 
such as resistors, capacitors, and inductors. It should be noted that the embedded detector 
was also under the same process variations such as the situation in reality.  
For each instance generated via Monte-Carlo simulation, all the specifications of 
interest were measured with the default tuning knobs. Also, the optimum specification 
values after calibration were logged for each instance by a brute-force method (i.e., 
sweeping both the tuning knobs within the pre-defined tuning range). The expected 
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optimal values were compared with the results from the proposed method. Optimal knob 
controls were also logged for output parameters used for nonlinear regression mapping. 
Similarly, the transient responses through the embedded detector were captured as input 
parameters. The total 318 instances were generated via Monte-Carlo simulation. Among 
them, 200 instances were used for generating the regression mapping functions and 118 
instances were used as a validation set.  
Two-tone sinusoidal waveform was utilized as a test stimulus with -20dBm at ± 
5MHz offset from the center frequency 1.9GHz. Hence, the fundamental frequency of the 
envelope response was placed at 10MHz, which was set to reduce the transient simulation 
time. In real applications, the fundamental frequency term can be adjusted to be fit for an 
on-chip ADC available. From the extracted envelope responses, one period of the 
envelopes for each instance was used as an input parameter for mapping. The 
specification of interest includes noise figure (NF), S21, third-order-intercept (TOI), and 
quiescent current consumption (Idd).  
Figure 49 shows the goodness of fit for predicting the optimal tuning for each 
knob. For perfect prediction, the scatter plots should be placed on the 45 degree straight 
line. As can be seen from the scatter plots, high prediction accuracy can be obtained from 
the proposed method. In terms of standard deviation of the difference between actual 





, respectively. These degrees of standard deviation correspond to 3% 
and 1.1% over the entire variable range of each tuning knob, respectively.  
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Based on the predicted tuning knobs’ values, the changes of each specification 
were evaluated. Figure 50 shows the distribution of each specification before and after 
calibration for the validation set. The performance variability is significantly reduced 
without changes of the mean value of each specification. The changes of each 
specification are listed in Table 15 in terms of mean µ and standard deviation σ. For 
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example, the standard deviation of the specification TOI shows 2.8612dBm before 
calibration and is reduced to 0.8236 dBm after calibration. Note that the quiescent current 
consumption (i.e., power consumption) is also reduced without compromising the 
performance metrics. Considering the power consumption of mobile systems is one of the 
most critical metrics, this feature significantly contributes to reduce the overall power 
consumption without loss of performance.  
Table 15. Changes of the specification after calibration. 
Before After 
 
µb σb µa σa 
Ratio 
(σa /σb) 
TOI [dBm] 15.76 2.86 15.77 0.86 0.30 
NF [dB] 1.72 0.07 1.72 0.03 0.43 
S21 [dB] 12.64 0.62 12.68 0.46 0.74 
Idd [mA] 7.10 0.14 7.09 0.07 0.5 
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Figure 50. Specification distribution before and after calibration for case study I. 
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5.5.2 Case Study II: Fabrication on TSMC 0.25µm Technology 
The proposed self-calibration structure has been applied to a source-degenerative 
CMOS LNA and partially implemented on TSMC 0.25µm CMOS technology. The 
simplified schematic depicted in Figure 51 shows a LNA with an embedded envelope 
detector at the output of the LNA. As a tuning knob, the bias current of the transistor M
1
 
was considered through the current mirror. All the components are integrated on the die 
except the gate inductance L
g





Figure 51. Fabricated circuit in TSMC 0.25µm CMOS technology. 
Figure 52 displays the photomicrograph of the fabricated chip. The physical chip 
layout area including bond pads is approximately 1mm×0.7mm where the embedded 
detector occupies a design space of 0.13mm×0.11mm. The die area overhead for the 




Figure 52. Photomicrograph of the fabricated chip. 
The RF detectors present in the literature [74], [77], [100] are listed in Table 16 to 
compare die area overheads. As can be seen, the envelope detector occupies small die 
area comparable to other RF detectors.  
Table 16. Die area of published detectors. 
Ref. Detector type Die area Technology 
This work Envelope det. 0.0143mm2 TSMC 0.25µm 
[74]  *RMS det. 0.66mm2 IBM 6HP ICMOS 
[100]  *Power det. 0.33 mm2 
IBM 6HP 
BICMOS 
[77]  RMS det. 0.0135 mm2 TSMC 0.35um 
                                                                                            (* the area includes bond pads and the chip edge) 
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All the measurements were performed on the modules fabricated in a chip-on-
board (COB) process. An off-the-self component for the gate inductor was employed on 
the module, and two DC-block capacitors are placed on both the input and output of the 
LNA. Figure 53 shows the S-parameters, which are measured by a network analyzer 
Agilent E8363B.  
 
Figure 53. Measured S-parameters on the fabricated chip. 
5.5.2.1 Test setup 
As the self-calibration configuration is shown in Figure 46, Control circuitry for 
the tuning knob, ADC, and DSP modules were emulated via a DC source meter Keithley 
2400, and NI-DAQ card PCI-6115, and PC, respectively. The source meter is controlled 
via GP-IB connection using the PC. The overall test setup is depicted in Figure 54. 
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Figure 54. Measurement setup. 
As described earlier, at least a few hundred dies are required to explore statistical 
relationship between the transient response and the optimal control knobs. However, 
three available dies given are not enough for this purpose. In addition, the fabricated dies 
show very narrow performance deviations from each other such as 0.2dB deviation for 
the specification S21, which is not a set of good samples to investigate DUTs with large 
process variations. Therefore, to make multiple instances as well as large performance 
deviations expected in very deep sub-micron technologies, the main power supply level 
was swept from 1.3V to 2.5V. Though this experiment scheme does not fully emulate the 
cases expected in real production, it can show feasibility of the proposed method along 
with the simulations described in the previous section. Through sweeping the power 
supply level for three dies, 75 instances were totally generated. Similar to the test scheme 
used for the simulation, the optimum tuning knob’s values were searched for and logged 
through sweeping all possible tuning knobs’ values for each instance. Among 75 
instances generated, 50 instances were utilized for generating nonlinear regression 
mapping functions and the remaining 25 instances were utilized as a validation set.  
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As a test stimulus, a two-tone sinusoidal waveform was utilized with -12dBm at 
±10KHz offset from the center frequency 1.9GHz. The envelope response via the 
embedded detector has 50usec period length, and was captured during 5msec 
corresponding to 100 periods of an envelope response. Then, one reprehensive period 
was extracted after time-averaged to reduce noise.  
5.5.2.2 Experimental results 
Figure 55 shows the scatter plots of the predicted tuning knob values versus the 
actual optimum ones for the validation set, where one dot corresponds to one instance.  
 





























Figure 55. Actual control values versus predicted control values. 
Though 50 instances are not enough to explore all the inherent statistics and 
thereby generate mapping functions, the figures show proper goodness of fit with 
0.0157mA standard deviation of the difference between the actual and predicted ones.  
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Based on the predicted tuning knob’s value via the proposed method, each DUT 
was calibrated, and the specifications of interest were measured using standard test setup 
and RF equipment. Figure 56 shows the distribution of each specification with respect to 
the normalized distribution. In the figure, the distribution of each specification is 
normalized with respect to its mean and standard deviation values before calibration. The 
dotted line shows the distribution before calibration as a reference, and we assume that all 
the specifications are normally distributed. To efficiently compensate for loss of 
performance, the variability of each distribution needs to be less than the normalized 
distribution (dotted line). 
  
 
Figure 56. Specification distribution after calibration for case study II. 
All the mean and standard deviation values before and after calibration are listed 
in Table 17. As can be observed, the variability of the specification TOI is significantly 
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reduced from 0.5633dBm to 0.1730dBm in terms of standard deviation while the 
variability of the specification S21 and the quiescent current consumption were almost 
unchanged.  
Table 17. Specification variability after calibration for the fabricated die. 
Before After 
 
µb σb µa σa 
Ratio 
(σa /σb) 
TOI [dBm] 6.08 0.56 6.05 0.17 0.30 
S21 [dB] 11.64 0.35 11.31 0.37 1.05 
Idd [mA] 4.10 0.10 4.10 0.09 0.9 
5.6 Impact on Parametric Yields  
From the results through two case studies described above, impact of the 
proposed method on parametric yield enhancement is explored. For this, we assume that 
parametric failure of each specification arises if its value is deviated greater than ±10 
percent with respect to the expected, which is set to the mean value of each specification. 
All the specifications are assumed to be distributed normally. Table 18 lists parametric 




 of each specification. As can be inferred 
from the results in Table 15 and Table 17, significant increments of parametric yields are 
achieved via the proposed method. For example, parametric yield of the specification 
TOI in case study I is 41.8% before performing calibration and is improved by 57.99% 
after calibration.  
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Table 18. Impact on parametric yield for two case studies. 
Case study I Case study II 
 
TOI NF S21 Idd TOI S21 Idd 
Ybefore[%] 41.8 98.6 95.8 100 72.2 99.9 100 
Yafter[%] 93.3 100 99.4 100 99.9 98.8 100 
Increment 
[%] 





CONCLUSION AND FUTURE WORK 
6.1 Summary of Results 
This dissertation has addressed production test and self-calibration issues to 
provide a low-cost production testing solution and enhance parametric yield. First, a 
novel cost metric for analog circuit sizing is proposed that significantly reduces the 
production test cost for specified process statistics. The sizing problem is solved using a 
cost metric that is formulated in terms of the correlation values between the different test 
specifications, the test time corresponding to each specification, and the manufacturing 
yield of the specification (percentage of ICs that pass the test). The proposed cost metric 
can be incorporated into existing optimization tools for manufacturing yield enhancement 
without incurring significant computational costs, resulting in a circuit sizing 
methodology that simultaneously improves both yield and test cost while guaranteeing 
that all target design specifications are met. Through the case study for two types of op-
amps, the performance and feasibility of test cost-driven circuit sizing has been verified, 
showing 45 % and 36% reduction of test times as compared to typical yield-driven sizing 
with little compromise of manufacturing yields. 
For highly integrated and high frequency circuits, the built-in self-test approach is 
proposed and incorporated into the alternate test methodology. Due to aggressive 
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technology scaling and multi-GHz operating frequencies of RF devices, parametric 
failure test and diagnosis of RF circuitry is becoming increasingly important for reduction 
of production test cost and faster yield ramp-up. In this research, a low-cost test and 
diagnosis method is presented for multi-parametric faults in wireless systems that allow 
accurate prediction of the end-to-end specifications as well as the specifications of all the 
embedded RF modules. The low frequency envelope of the RF transient response is 
shown to provide the features for specification prediction without external RF ATE 
support. Moreover, the proposed scheme just employs a single test pattern on a single test 
configuration to extract all the specifications of the system and its sub-modules. 
Simulations and hardware measurements performed on the RF transceiver and its sub-
modules have demonstrated that considerable test accuracy can be achieved using a 
single test pattern, comparable to measurement noise level obtained via standard RF 
instrumentation.  
After the design and production test phase, the self-calibration technique for RF 
circuitry has been described to compensate for large performance variability due to 
process variations. The embedded detector makes on-chip resources used for self-
calibration. Moreover, one-shot optimization procedure eliminates long iterations to 
search for optimum trim of tuning knobs in typical optimization engine. As a result, the 
RF circuits can perform diagnosis and control multiple tuning knobs without external 
assistance from test equipment. In turn, multiple performance variability can be adjusted 
simultaneously with multiple tuning knobs. Through transistor-level simulation and 
experiments on the fabricated 1.9GHz CMOS LNAs, it is shown that the performance 
variability is significantly reduced, and thereby the parametric yields are enhanced up to 
58 %.  
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6.2 Future Research Directions 
The research presented in this dissertation introduces the framework addressing 
built-in self-test and calibration for RF circuits, coupled with a design methodology 
incorporating production test costs into circuit design. In this section, a number of future 
research directions are outlined. 
Compensation for power-driven reconfigurable RF front-ends 
This dissertation has studied the design of adaptive RF modules that adapt 
dynamically to process variations. Such dynamic adaptation can involve simultaneous V
dd
 
modulation of RF circuit modules, modulation of ADC and DAC word size and sampling 
rate, and feedback mechanisms between a transmitter and receiver pair to enable both of 
them to operate at the minimum power level necessary for maintaining communication. 
The objective is to ensure that the receiver error vector magnitude (EVM, a measure of 
received signal quality) is always below a specified critical value.  Clearly, as 
reconfiguration of the transceiver is performed dynamically to minimize power, 
appropriate tuning/compensation will need to be performed to ensure “best” transceiver 
performance under the current reconfigured transceiver operating environment. This can, 
perhaps be accomplished by treating supply voltage Vdd, for example, as an additional 
input to the MARS regression models.  
Jitter and phase noise measurement technique using envelope response 
The simple diode-based circuitry has shown the down-conversion functionality in 
the research. Such feature can be extended to jitter and phase noise measurements, which 
are typically done on expensive standard testers such as signal analyzer and high-speed 
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oscilloscope. In high volume manufacturing, the envelope detector-based test circuitry 
can be designed to accomplish jitter expansion. The low-speed output of the test detector 
can be routed to an external tester for analysis without the attendant signal integrity 
problems that occur with transmission of very high speed signals. The expanded 
(reconstructed) jitter of the low speed signal can be analyzed with a conventional time 
interval analyzer (TIA) or a low-speed oscilloscope. The jitter measurement approach has 
significant potential to offer the following benefits over existing jitter measurement 
techniques: 
(a) High resolution and accuracy: A duty-cycle resolution of 0.1% of the UI 
corresponds to timing accuracy resolution of 1 psec for 1GHz signal. The jitter 
measurement technique holds the promise of sub-picosecond jitter measurement 
capability for multi-Gbps signals without the expense of precision external test 
equipment. 
(b) Simplicity/robustness of jitter expansion circuitry: The jitter expansion circuit 
is easy to implement and is robust to component variations and device nonlinearities.   
(c) Ability to calibrate for reference signal noise:  The jitter measurement 
technique requires the use of a sinusoidal waveform with low phase noise value. In case a 
“perfect” source is not available, it is possible to calibrate for the phase noise of the 
reference signal (within reasonable bounds) to improve overall jitter measurement 
capability of the hardware. 
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